A clock processing method and system

By using the clock generation unit of the broadband module in the multi-mode terminal device to synchronously set the frequency clock, the increased cost and resource waste caused by RTC chips and crystals are solved, the accuracy and consistency of device time are achieved, the user experience is improved and the battery life is extended.

CN115268569BActive Publication Date: 2025-11-18HYTERA COMM CORP
View PDF 1 Cites 0 Cited by

Patent Information

Application Number
CN202210914442.1
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2022-08-01
Publication Date
2025-11-18
Estimated Expiration
2042-08-01

AI Technical Summary

Technical Problem

The use of RTC chips and frequency-setting crystals in existing multi-mode terminal devices increases device costs and wastes resources. Furthermore, the need to manually set the time when the backup power is depleted negatively impacts the user experience.

Method used

The clock generation unit of the broadband module generates a clock at a set frequency based on the system clock and transmits it synchronously to the CPU of the narrowband module, thereby achieving clock counting synchronization between the broadband and narrowband modules. This avoids the use of RTC chips and crystals and utilizes backup power or timers to maintain clock counting.

Benefits of technology

It achieves accuracy and consistency of time for multi-mode terminal devices, reduces component costs and resource waste, improves user experience, and extends device battery life.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN115268569B_ABST
    Figure CN115268569B_ABST
Patent Text Reader

Abstract

Embodiments of the present application disclose a clock processing method and system. The method comprises: obtaining a first time by a first CPU of a wideband module; synchronizing the first time by a second CPU of a narrowband module through a communication interface; generating a set frequency clock based on a system clock by a clock generation unit of the wideband module, and synchronously transmitting the set frequency clock to the first CPU and the second CPU as a clock signal; and synchronously counting the clock by the first CPU and the second CPU based on the first time and the set frequency clock. The method can realize the clock counting synchronization of the wideband module and the narrowband module, improve the time accuracy of the multi-mode terminal device, and avoid the cost and resource waste caused by using RTC chips and set frequency crystals in the narrowband module.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the field of clock processing technology, and in particular to a clock processing method and system. Background Technology

[0002] Currently, in multi-mode terminal devices that use a set-frequency clock as the clock signal for time counting, the solution for maintaining the device's displayed time is as follows: An independent Real-Time Clock (RTC) chip and a set-frequency crystal are added on the narrowband side to generate the set-frequency clock signal. During this process, the central processing unit (CPU) on the narrowband side obtains time data from the RTC chip through the Inter-Integrated Circuit (IIC) interface for counting and maintaining the display time on the narrowband side. On the broadband side, the RTC resources within the system chip are used to obtain the clock signal for counting and maintaining the display time on the broadband side. Multi-mode terminal devices are electronic devices, referring to terminal devices containing multiple systems; for example, a multi-mode terminal device containing two systems, one applied to a narrowband network (called the narrowband side) and the other applied to a broadband network (called the broadband side).

[0003] Existing technical solutions not only increase the cost of devices such as RTC chips and frequency setting crystals, but these additional devices also occupy more printed circuit board (PCB) space and require IIC interface resources for communication. Summary of the Invention

[0004] This invention provides a clock processing method and system to reduce device costs and resource waste, and improve the accuracy of clock processing.

[0005] According to one aspect of the present invention, a clock processing method is provided, comprising:

[0006] After the first CPU of the broadband module acquires the first time, the second CPU of the narrowband module synchronizes the first time through the communication interface;

[0007] The clock generation unit of the broadband module generates a set frequency clock based on the system clock, and transmits the set frequency clock as a clock signal synchronously to the first CPU and the second CPU.

[0008] The first CPU and the second CPU perform synchronous clock counting based on the first time and the set frequency clock.

[0009] Optionally, the clock generation unit of the broadband module generates a clock at a set frequency based on the system clock, including:

[0010] The clock generation unit internally divides the system clock of the broadband module to obtain a set frequency clock.

[0011] Optionally, the broadband module and the narrowband module are powered by a power supply module;

[0012] The power module includes a target power module;

[0013] The method further includes:

[0014] The narrowband module controls the target power module to supply power to or de-energize the broadband module.

[0015] Optionally, the broadband module and the narrowband module are powered by a power supply module;

[0016] The power module includes a first power module and a second power module;

[0017] The broadband module is powered by the first power module, and the narrowband module is powered by the second power module.

[0018] Optional, also includes:

[0019] When the broadband module is connected to a backup power supply and the backup power supply is not depleted, when the broadband module is in a power-off and power-down state, the clock generation unit of the broadband module is powered by the backup power supply to generate a clock at a set frequency based on the system clock, and transmits the set frequency clock as a clock signal to the second CPU; wherein, the power-down state is the state in which the broadband module is powered off by the power supply module.

[0020] The second CPU maintains clock counting based on the set frequency clock.

[0021] Optional, also includes:

[0022] When the broadband module is powered off and not connected to a backup power source, the clock generation unit of the broadband module is powered by the power supply module to generate a clock at a set frequency based on the system clock, and transmits the set frequency clock as a clock signal to the second CPU; wherein, the non-power-off state is the state in which the broadband module is powered by the power supply module.

[0023] The second CPU maintains clock counting based on the set frequency clock.

[0024] Optional, also includes:

[0025] When the broadband module is not connected to a backup power source or the backup power source is depleted, and the broadband module is in a powered-off and power-down state, the second CPU obtains the second time of the broadband module through the communication interface. The second time is the time before the broadband module was powered off.

[0026] The second CPU uses a timer to maintain clock counting based on the second time.

[0027] The power-off state refers to the state in which the broadband module is powered off by the power supply module.

[0028] According to another aspect of the present invention, a clock processing system is provided, including: a broadband module, a narrowband module, and a power supply module;

[0029] The broadband module includes a first central processing unit (CPU) and a clock generation unit; the narrowband module includes a second CPU; and the power supply module provides power to both the broadband module and the narrowband module.

[0030] The clock generation unit is used to generate a set frequency clock based on the system clock, and synchronously transmit the set frequency clock as a clock signal to the first CPU and the second CPU.

[0031] The first CPU is used to perform synchronous clock counting based on a first time and the set frequency clock;

[0032] The second CPU is used to synchronize the first time through a communication interface after the first CPU of the broadband module obtains the first time, and to perform a synchronization clock count based on the first time and the set frequency clock.

[0033] Optionally, the system further includes: a timer;

[0034] The timer is used to provide the second CPU with clock counting when the broadband module is powered off and in a power-off state, in the case that the broadband module is not connected to the backup power supply or the connected backup power supply is depleted.

[0035] The power-off state refers to the state in which the broadband module is powered off by the power supply module.

[0036] Optionally, the power module includes the target power module; or,

[0037] The power module includes a first power module and a second power module; wherein the broadband module is powered by the first power module and the narrowband module is powered by the second power module.

[0038] The technical solution of this invention involves the following steps: First, after the first CPU of the broadband module acquires the first time, the second CPU of the narrowband module synchronizes the first time through a communication interface. Then, the clock generation unit of the broadband module generates a set frequency clock based on the system clock and transmits the set frequency clock as a clock signal synchronously to the first CPU and the second CPU. Finally, the first CPU and the second CPU perform synchronized clock counting based on the first time and the set frequency clock. This method, through the fusion of the broadband module and the narrowband module, enables the broadband module to acquire the time and the set frequency clock, and synchronously transmits them to the first CPU and the second CPU of the narrowband module. This achieves clock counting synchronization between the broadband module and the narrowband module, improving the time accuracy of the multi-mode terminal device. Furthermore, it avoids the cost and resource waste caused by using RTC chips and set frequency crystals in the narrowband module.

[0039] It should be understood that the description in this section is not intended to identify key or essential features of the embodiments of the present invention, nor is it intended to limit the scope of the invention. Other features of the invention will become readily apparent from the following description. Attached Figure Description

[0040] To more clearly illustrate the technical solutions in the embodiments of the present invention, the accompanying drawings used in the description of the embodiments will be briefly introduced below. Obviously, the accompanying drawings described below are only some embodiments of the present invention. For those skilled in the art, other drawings can be obtained based on these drawings without creative effort.

[0041] Figure 1 This is a schematic diagram illustrating the implementation of narrowband-side time acquisition according to an embodiment of the present invention;

[0042] Figure 2 This is a flowchart of a clock processing method provided in Embodiment 1 of the present invention;

[0043] Figure 3 This is a schematic diagram illustrating the implementation of an optimization method provided in Embodiment 1 of the present invention;

[0044] Figure 4 This is a schematic diagram of a clock processing system according to Embodiment 2 of the present invention. Detailed Implementation

[0045] To enable those skilled in the art to better understand the present invention, the technical solutions of the present invention will be clearly and completely described below with reference to the accompanying drawings of the embodiments of the present invention. Obviously, the described embodiments are only some embodiments of the present invention, and not all embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those skilled in the art without creative effort should fall within the scope of protection of the present invention.

[0046] It should be noted that the terms "first," "second," "target," etc., used in the specification, claims, and accompanying drawings of this invention are used to distinguish similar objects and are not necessarily used to describe a specific order or sequence. It should be understood that such data can be interchanged where appropriate so that embodiments of the invention described herein can be implemented in orders other than those illustrated or described herein. Furthermore, the terms "comprising" and "having," and any variations thereof, are intended to cover a non-exclusive inclusion; for example, a process, method, system, product, or apparatus that comprises a series of steps or units is not necessarily limited to those steps or units explicitly listed, but may include other steps or units not explicitly listed or inherent to such processes, methods, products, or apparatus.

[0047] Figure 1 This is a schematic diagram illustrating an implementation of narrowband-side time acquisition according to an embodiment of the present invention. For example... Figure 1 As shown, the existing time maintenance (i.e., maintaining the device's time display) solution for multi-mode terminal devices involves adding a separate RTC chip and a 32.768kHz crystal (i.e., a set-frequency crystal) on the narrowband side. The 32.768kHz crystal can be integrated into the RTC chip. A supercapacitor or button cell battery is used as a backup power source, which can be used to temporarily maintain time data in cases where the multi-mode terminal device's battery is dead or temporarily removed. The narrowband CPU (i.e., the CPU on the narrowband side) obtains time data from the RTC chip via the IIC interface for time counting in the multi-mode terminal device.

[0048] However, this solution increases the cost of components such as the RTC chip and the 32.768kHz crystal, occupies more PCB space, and also occupies the limited dedicated interfaces of the narrowband CPU (such as the IIC interface). If the backup power supply runs out during use, the time data will also be lost, and the time must be manually reset, thus affecting the user experience.

[0049] Currently, many terminal devices are single-system solutions (a single system can be understood as having only one main chip system), using the internal RTC resources. However, some terminal devices, such as the multi-mode terminal devices in the above embodiments, can refer to terminal devices containing at least two systems. For example, a multi-mode terminal device can simultaneously support both Long Term Evolution (LTE) on the public network and narrowband private networks. The two systems can be understood as containing two main chip systems: one is a narrowband-side system (such as the narrowband side of a walkie-talkie, which uses a narrowband network), and the other is a broadband-side system (such as the broadband side of a mobile phone, which uses a broadband network). The time maintenance is achieved using a separate RTC chip on the narrowband side. However, existing solutions have certain drawbacks. For example, single-system time maintenance solutions are not suitable for multi-system solutions; and multi-mode terminal device solutions require additional dedicated components, increasing component costs and occupying more PCB space. Furthermore, dedicated interfaces (such as IIC interfaces) are required, and if time data is lost, manual setting is necessary, impacting user experience.

[0050] Example 1

[0051] Figure 2 The flowchart illustrates a clock processing method provided in Embodiment 1 of the present invention. This method can be applied to a clock processing system, which can be implemented in hardware and / or software and can be configured in a multi-mode terminal device. Figure 2 As shown, the method includes:

[0052] S110. After the first CPU of the broadband module obtains the first time, the second CPU of the narrowband module synchronizes the first time through the communication interface.

[0053] In this embodiment, the broadband module can be understood as the integrated module corresponding to the broadband side in a multimode terminal device. The first CPU can refer to the CPU on the broadband side. The broadband module may include the main chip on the broadband side (where the main chip on the broadband side can be either the first CPU or a broadband side main chip containing the first CPU), integrated devices such as a crystal for generating the system clock, etc. Here, there is no specific limitation on the integrated devices included in the broadband module, and they can be flexibly set according to actual needs.

[0054] The first time can be understood as the time obtained by the broadband module; for example, the broadband module can obtain the first time by means of Long Term Evolution Network, Global Positioning System (GPS), Wireless Fidelity (Wi-Fi) or other wireless network communication technologies; or it can also obtain the corresponding first time by manually setting the display time of the broadband module.

[0055] A narrowband module can be understood as an integrated module corresponding to the narrowband side in a multimode terminal device. The second CPU can refer to the CPU on the narrowband side. The narrowband module may contain the main chip on the narrowband side (which can be either the second CPU or a narrowband-side main chip containing the second CPU), a crystal for generating the system clock, and other integrated devices. There are no specific limitations on the integrated devices included in the narrowband module; they can be flexibly set according to actual needs.

[0056] The communication interface can be understood as the interface through which broadband modules and narrowband modules communicate; for example, the communication interface can be a Serial Peripheral Interface (SPI), a Universal Asynchronous Receiver / Transmitter (UART) interface, etc., and there is no limitation on this here.

[0057] Specifically, after the first CPU of the broadband module obtains the corresponding first time, the second CPU of the narrowband module can synchronize with the first time obtained by the broadband module through the corresponding communication interface, so as to synchronize the time of the broadband module and the narrowband module.

[0058] S120. The clock generation unit of the broadband module generates a set frequency clock based on the system clock, and transmits the set frequency clock as a clock signal synchronously to the first CPU and the second CPU.

[0059] In this embodiment, the broadband module may further include a clock generation unit. The clock generation unit can be understood as a unit device that can process the system clock to obtain a clock at a desired set frequency. The clock generation unit is not specifically limited here; for example, it may integrate a power management integrated circuit (PMIC), which can generate a clock at a set frequency based on the system clock. Here, PMIC refers to a power management integrated circuit, which is used to manage the power supply in a host system and is commonly used in mobile phones and various mobile terminal devices. The system clock can be a source clock generated by a corresponding crystal; the crystal used to generate the system clock is not limited here. When the entire broadband module is working, it may require many different frequency clocks to work together. Therefore, the system clock can be used as a source clock for frequency division and / or multiplication to obtain the required frequency clock for the broadband module to operate.

[0060] The set frequency clock can be understood as a clock at a set frequency used to maintain the normal operation of the time function of the multi-mode terminal device. For example, the set frequency clock could be a 32.768kHz clock. The clock generation unit of the broadband module can generate the set frequency clock by dividing the system clock accordingly.

[0061] Optionally, the clock generation unit of the broadband module generates a set frequency clock based on the system clock, including: the clock generation unit internally divides the system clock of the broadband module to obtain the set frequency clock.

[0062] The system clock acts as a clock source, and the clock generation unit can internally divide the system clock of the broadband module to obtain the desired set frequency clock. Frequency division can refer to a method of transforming the system clock to obtain the desired frequency clock; the specific method of dividing the system clock to obtain the set frequency clock is not limited here.

[0063] After the clock generation unit of the broadband module generates a clock at a set frequency based on the system clock, the clock generation unit can synchronously transmit this set frequency clock as a clock signal to the first CPU of the broadband module and the second CPU of the narrowband module. The clock signal can serve as a counting pulse, which can be understood as a pulse used for clock counting in both the broadband and narrowband modules.

[0064] S130, the first CPU and the second CPU perform synchronous clock counting based on the first time and the set frequency clock.

[0065] In this embodiment, after the first CPU and the second CPU synchronously receive the set frequency clock, the first CPU and the second CPU can perform synchronous clock counting based on the received first time and the set frequency clock, which can ensure that the clock counting of the broadband module and the narrowband module are synchronized, thereby making the display time of the broadband module and the narrowband module consistent, avoiding time display errors and affecting the user experience.

[0066] This embodiment provides an optimized method. First, after the first CPU of the broadband module acquires the first time, the second CPU of the narrowband module synchronizes the first time through the communication interface. Then, the clock generation unit of the broadband module generates a set frequency clock based on the system clock and transmits the set frequency clock as a clock signal synchronously to the first CPU and the second CPU. Finally, the first CPU and the second CPU perform synchronized clock counting based on the first time and the set frequency clock. This method, through the fusion of the broadband module and the narrowband module, enables the broadband module to acquire the time and the set frequency clock and transmit them synchronously to the first CPU and the second CPU of the narrowband module, thereby achieving clock counting synchronization between the broadband module and the narrowband module. This improves the time accuracy of the multi-mode terminal device and avoids the cost and resource waste caused by using RTC chips and set frequency crystals in the narrowband module.

[0067] In this embodiment, the broadband module and the narrowband module can be powered by the same power supply module; alternatively, the broadband module can be powered by one power supply module, and the narrowband module can be powered by another power supply module.

[0068] Optionally, the broadband and narrowband modules are powered by a power supply module; the power supply module includes the target power supply module.

[0069] The method further includes: the narrowband module controlling the target power module to supply power to or de-energize the broadband module.

[0070] In this context, the power module refers to the module in a multi-mode terminal device that supplies power to both the broadband and narrowband modules for overall operation. The broadband and narrowband modules can be powered by the same power module, i.e., the target power module.

[0071] When the broadband module and the narrowband module are powered by the same power module (i.e., the target power module), the narrowband module can control the target power module to power or de-power the broadband module.

[0072] Optionally, the broadband module and the narrowband module are powered by a power supply module; the power supply module includes a first power supply module and a second power supply module; wherein the broadband module is powered by the first power supply module and the narrowband module is powered by the second power supply module.

[0073] The broadband module and the narrowband module can be powered by different power supply modules. The power supply module can include a first power supply module and a second power supply module; the broadband module can be powered by the first power supply module, and the narrowband module can be powered by the second power supply module.

[0074] In this embodiment, the process of synchronizing the clock counts of the broadband module and the narrowband module when the broadband module is connected or not connected to the backup power supply can also be specifically illustrated.

[0075] It should be noted that connecting the broadband module to a backup power supply means that the multimode terminal equipment to which the broadband module belongs includes a backup power supply, i.e., it has a backup power supply device. Similarly, not connecting the broadband module to a backup power supply means that the multimode terminal equipment to which the broadband module belongs does not include a backup power supply, i.e., it does not have a backup power supply device.

[0076] Optionally, the method further includes: when the broadband module is connected to a backup power supply and the backup power supply is not depleted, when the broadband module is in a power-off and power-down state, the clock generation unit of the broadband module is powered by the backup power supply to generate a set frequency clock based on the system clock, and transmits the set frequency clock as a clock signal to the second CPU; the second CPU maintains clock counting based on the set frequency clock.

[0077] In this context, "power outage" can be understood as the broadband module being powered off by the power supply module. The backup power supply refers to a power source that temporarily powers the clock generation unit of the broadband module to ensure no time data loss when the power supply module is unable to supply power. This can occur when the power supply module is removed or its battery is depleted. "Backup power not depleted" means the backup power supply still has usable power. It's understood that the backup power supply can also power the crystal that generates the system clock. "Power off" can be understood as the broadband module shutting down all internal running programs except for the clock counting service. It's understood that powering off the broadband module does not necessarily mean the power supply module is unable to supply power; it could also include manual power-off. If the battery module is functioning normally, it can continue to power the devices required for the broadband module's clock counting.

[0078] Specifically, when the broadband module is connected to a backup power supply and the backup power supply is not depleted, if the broadband module is powered off and de-energized, it indicates that the corresponding power supply module is unable to supply power to the broadband module's clock generation unit (e.g., the target power supply module is controlled by the narrowband module to power off the broadband module, or the first power supply module is unable to supply power to the broadband module due to removal or depletion of power). In this case, the broadband module's clock generation unit can be powered by the backup power supply to generate a set frequency clock based on the system clock, and transmit the set frequency clock as a clock signal to the second CPU. Based on this, the second CPU of the narrowband module can maintain clock counting based on the set frequency clock, thereby maintaining the time of the multi-mode terminal device.

[0079] Optionally, the method further includes: when the broadband module is powered off and not powered down, whether the broadband module is connected to a backup power supply or not, the clock generation unit of the broadband module is powered by the power supply module to generate a set frequency clock based on the system clock, and transmits the set frequency clock as a clock signal to the second CPU; the second CPU maintains clock counting based on the set frequency clock.

[0080] In this context, the "no power loss" state can be understood as the broadband module being powered by the power supply module. When the broadband module is in a power-off and "no power loss" state, it indicates that regardless of whether the broadband module is connected to a backup power supply or not, the corresponding power supply module can continue to power the broadband module's PMIC without requiring a backup power supply. Based on this, the broadband module's clock generation unit can be powered by the corresponding power supply module to generate a set frequency clock based on the system clock, and transmit this set frequency clock as a clock signal to the narrowband module's second CPU. The second CPU can maintain clock counting based on the set frequency clock, thereby maintaining the time of the multi-mode terminal device.

[0081] Optionally, the method further includes: when the broadband module is not connected to the backup power supply or the connected backup power supply is depleted, when the broadband module is in a power-off and power-down state, the second CPU obtains the second time of the broadband module through the communication interface, the second time being the time before the broadband module was powered off; the second CPU uses a timer to maintain clock counting based on the second time; wherein, the power-down state is the state in which the broadband module is powered off by the power supply module.

[0082] In situations where the broadband module is not connected to a backup power supply or the backup power supply is depleted, there is no backup power available for the broadband module's clock generation unit when the broadband module is powered off and experiencing a power outage. In this case, the narrowband module's second CPU can obtain the broadband module's second time through a corresponding communication interface. This second time can be understood as the time before the broadband module was powered off. Based on this second time, the second CPU can use a timer to continue clock counting. A timer can refer to a device that performs an operation according to a specified period. For example, a period of 32.768kHz can be preset to continue clock counting operations and maintain the clock count of the narrowband module.

[0083] Since the timer also requires a power supply, the premise for the timer to continue counting is that the multi-mode terminal device is powered by the first power module and the second power module. On this basis, although the broadband module is powered off and de-energized, the second power module of the narrowband module is still working normally and can provide power for the timer.

[0084] The present invention will be described by way of example below:

[0085] This invention proposes a method for processing clocks by combining broadband and narrowband sides. Figure 3 The diagram illustrates the implementation of an optimization method according to Embodiment 1 of the present invention. The specific implementation process is as follows:

[0086] In this scheme, the 32.768kHz clock is generated by frequency division within the PMIC of the broadband module, which is used as a clock signal to supply both the broadband CPU (i.e., the first CPU) and the narrowband CPU (i.e., the second CPU). The broadband and narrowband times (i.e., the times of the broadband module and the narrowband module) are synchronized by counting using the 32.768kHz clock.

[0087] Broadband (i.e., broadband module) has multiple time acquisition methods (including LTE network, GPS, WIFI, manual setting, etc.). After the broadband acquires the time, the narrowband CPU can synchronize with the broadband time through the communication interface between the broadband and narrowband.

[0088] When there is a backup power supply or the broadband is shut down but not lost power, the broadband PMIC can still output a 32.768kHz clock signal to the narrowband CPU to maintain the time of the multi-mode terminal device.

[0089] When there is no backup power and the broadband is shut down and completely loses power, the broadband PMIC cannot output the 32.768kHz clock signal. The narrowband CPU synchronizes the time before the broadband was shut down through the communication interface, and based on this time, enables the narrowband TIMER function (i.e., timer) to count and maintain the time of the multi-mode terminal device.

[0090] The backup power supply in this embodiment of the invention is optional. "Optional" can be understood as either the multi-mode terminal device in this embodiment does not include a backup power supply device, or the multi-mode terminal device includes a backup power supply device. The system clock on the narrowband module side is used as the clock source for the narrowband module. The timer can be a device integrated inside the narrowband CPU.

[0091] This invention changes the architecture from a narrowband-only time acquisition scheme to a wideband time acquisition scheme that synchronizes and calibrates the narrowband signal. This deepens the application of wideband-narrowband convergence, saves interface resources (such as IIC interface resources) of the narrowband processor, and improves the time accuracy of multi-mode terminal devices. It also changes the conventional timing scheme of RTC chip and 32.768kHz crystal to a wideband PMIC that generates a 32.768kHz clock signal based on the system clock through internal frequency division. The wideband module synchronizes time via LTE network or GPS, replacing the manual time setting method in existing technologies when the narrowband module loses time data. Furthermore, a backup scheme for time maintenance is provided to compensate for time loss, using a timer to temporarily maintain the clock count of the narrowband module, reducing overall power consumption and extending battery life.

[0092] Example 2

[0093] Figure 4 This is a schematic diagram of a clock processing system provided in Embodiment 2 of the present invention. Figure 4 As shown, the system includes: a broadband module 310, a narrowband module 320, and a power supply module 330;

[0094] The broadband module 310 includes a first CPU and a clock generation unit; the narrowband module 320 includes a second CPU; and the power supply module 330 is used to supply power to the broadband module 310 and the narrowband module 320.

[0095] The clock generation unit is used to generate a set frequency clock based on the system clock, and synchronously transmit the set frequency clock as a clock signal to the first CPU and the second CPU.

[0096] The first CPU is used to perform synchronous clock counting based on a first time and the set frequency clock;

[0097] The second CPU is used to synchronize the first time through a communication interface after the first CPU of the broadband module 310 obtains the first time, and to perform a synchronization clock count based on the first time and the set frequency clock.

[0098] The clock processing system provided in Embodiment 2 of this invention firstly, after the first CPU of the broadband module 310 acquires the first time, the second CPU of the narrowband module 320 synchronizes the first time through a communication interface; then, the clock generation unit of the broadband module 310 generates a set frequency clock based on the system clock and synchronously transmits the set frequency clock as a clock signal to the first CPU and the second CPU; finally, the first CPU and the second CPU perform synchronized clock counting based on the first time and the set frequency clock. This method, through the fusion of the broadband module 310 and the narrowband module 320, enables the broadband module 310 to acquire the time and the set frequency clock, and synchronously transmits them to the first CPU and the second CPU of the narrowband module 320, thereby achieving synchronized clock counting between the broadband module 310 and the narrowband module 320. This improves the time accuracy of the multi-mode terminal device and avoids the cost and resource waste caused by using RTC chips and set frequency crystals in the narrowband module 320.

[0099] Optionally, the system further includes: a timer;

[0100] The timer is used to maintain clock counting for the second CPU when the broadband module 310 is powered off and in a power-off state, in the case that the broadband module 310 is not connected to the backup power supply or the power of the connected backup power supply is exhausted.

[0101] The power-off state refers to the state in which the broadband module 310 is powered off by the power supply module 330.

[0102] Optionally, power module 330 includes the target power module; or,

[0103] The power module 330 includes a first power module and a second power module; wherein the broadband module 310 is powered by the first power module and the narrowband module 320 is powered by the second power module.

[0104] Optionally, the clock generation unit generates a clock at a set frequency based on the system clock, including:

[0105] The clock generation unit internally divides the system clock of the broadband module 310 to obtain a set frequency clock.

[0106] Optionally, the system further includes:

[0107] The narrowband module 320 controls the target power module to supply power to or de-energize the broadband module 310.

[0108] Optionally, the system further includes:

[0109] When the broadband module 310 is connected to a backup power supply and the backup power supply is not depleted, when the broadband module 310 is in a power-off and power-down state, the clock generation unit of the broadband module 310 is powered by the backup power supply to generate a clock at a set frequency based on the system clock, and transmits the set frequency clock as a clock signal to the second CPU; wherein, the power-down state is the state in which the broadband module 310 is powered off by the power supply module.

[0110] The second CPU maintains clock counting based on the set frequency clock.

[0111] Optionally, the system further includes:

[0112] When the broadband module 310 is powered off and not powered down, whether or not it is connected to a backup power supply, the clock generation unit of the broadband module 310 is powered by the power supply module to generate a clock at a set frequency based on the system clock, and transmits the set frequency clock as a clock signal to the second CPU; wherein, the power-off state is the state in which the broadband module 310 is powered by the power supply module.

[0113] The second CPU maintains clock counting based on the set frequency clock.

[0114] Optionally, the system further includes:

[0115] When the broadband module 310 is not connected to the backup power supply or the connected backup power supply is depleted, and the broadband module 310 is in a powered-off and power-down state, the second CPU obtains the second time of the broadband module 310 through the communication interface. The second time is the time before the broadband module 310 is powered off.

[0116] The second CPU uses a timer to maintain clock counting based on the second time.

[0117] The power-off state refers to the state in which the broadband module 310 is powered off by the power supply module.

[0118] The clock processing system provided in the embodiments of the present invention can execute the clock processing method provided in any embodiment of the present invention, and has the corresponding functional modules and beneficial effects of the method execution.

[0119] It should be understood that the various forms of processes shown above can be used, with steps reordered, added, or deleted. For example, the steps described in this invention can be executed in parallel, sequentially, or in different orders, as long as the desired result of the technical solution of this invention can be achieved, and this is not limited herein.

[0120] The specific embodiments described above do not constitute a limitation on the scope of protection of this invention. Those skilled in the art should understand that various modifications, combinations, sub-combinations, and substitutions can be made according to design requirements and other factors. Any modifications, equivalent substitutions, and improvements made within the spirit and principles of this invention should be included within the scope of protection of this invention.

Claims

1. A clock processing method, characterized in that, The method includes: After the first central processing unit (CPU) of the broadband module obtains the first time, the second CPU of the narrowband module synchronizes the first time through the communication interface. The broadband module is the integrated module corresponding to the broadband side in the multi-mode terminal device, and the narrowband module is the integrated module corresponding to the narrowband side in the multi-mode terminal device. The clock generation unit of the broadband module generates a set frequency clock based on the system clock, and transmits the set frequency clock as a clock signal synchronously to the first CPU and the second CPU. The first CPU and the second CPU perform synchronous clock counting based on the first time and the set frequency clock; The clock generation unit integrates a power management integrated circuit; correspondingly, the clock generation unit of the broadband module generates a clock at a set frequency based on the system clock, including: The clock generation unit obtains a set frequency clock by internally dividing the system clock of the broadband module using a power management integrated circuit. The method further includes: When the broadband module is not connected to a backup power source or the backup power source is depleted, and the broadband module is in a powered-off and power-down state, the second CPU obtains the second time of the broadband module through the communication interface. The second time is the time before the broadband module was powered off. The second CPU uses a timer to maintain clock counting based on the second time. The power-off state refers to the state in which the broadband module is powered off by the power supply module.

2. The method according to claim 1, characterized in that, The broadband module and the narrowband module are powered by a power module; The power module includes a target power module; The method further includes: The narrowband module controls the target power module to supply power to or de-energize the broadband module.

3. The method according to claim 1, characterized in that, The broadband module and the narrowband module are powered by a power module; The power module includes a first power module and a second power module; The broadband module is powered by the first power module, and the narrowband module is powered by the second power module.

4. The method according to claim 1, characterized in that, Also includes: When the broadband module is connected to a backup power supply and the backup power supply is not depleted, when the broadband module is in a power-off and power-down state, the clock generation unit of the broadband module is powered by the backup power supply to generate a clock at a set frequency based on the system clock, and transmits the set frequency clock as a clock signal to the second CPU; wherein, the power-down state is the state in which the broadband module is powered off by the power supply module. The second CPU maintains clock counting based on the set frequency clock.

5. The method according to claim 1, characterized in that, Also includes: When the broadband module is powered off and not connected to a backup power source, the clock generation unit of the broadband module is powered by the power supply module to generate a clock at a set frequency based on the system clock, and transmits the set frequency clock as a clock signal to the second CPU; wherein, the non-power-off state is the state in which the broadband module is powered by the power supply module. The second CPU maintains clock counting based on the set frequency clock.

6. A clock processing system, characterized in that, include: Broadband modules, narrowband modules, and power supply modules; The broadband module includes a first central processing unit (CPU) and a clock generation unit; the narrowband module includes a second CPU; the power supply module is used to supply power to the broadband module and the narrowband module; the broadband module is an integrated module corresponding to the broadband side in a multi-mode terminal device, and the narrowband module is an integrated module corresponding to the narrowband side in a multi-mode terminal device. The clock generation unit integrates a power management integrated circuit; correspondingly, the clock generation unit is used to generate a set frequency clock based on the system clock through the power management integrated circuit, and synchronously transmit the set frequency clock as a clock signal to the first CPU and the second CPU. The first CPU is used to perform synchronous clock counting based on a first time and the set frequency clock; The second CPU is used to synchronize the first time through a communication interface after the first CPU of the broadband module obtains the first time, and to perform a synchronization clock count based on the first time and the set frequency clock. The system also includes a timer; The second CPU is also used for: When the broadband module is not connected to a backup power source or the connected backup power source is depleted, and the broadband module is in a powered-off and power-down state, the second time of the broadband module is obtained through the communication interface. The second time is the time before the broadband module was powered off. Based on the second time, a timer is used to maintain clock counting; The power-off state refers to the state in which the broadband module is powered off by the power supply module.

7. The system according to claim 6, characterized in that, The power module includes a target power module; or, The power module includes a first power module and a second power module; wherein the broadband module is powered by the first power module and the narrowband module is powered by the second power module.

Citation Information

Patent Citations

  • Time synchronization method and device among multiple FPGAs, equipment and storage medium

    CN112506268A