Display panel and display device

Abstract

The present disclosure relates to the field of display technology, and proposes a display panel and a display device. The display panel includes a display area, a fan-out area located in the display area, and the display panel also includes: a substrate, a plurality of data lines, a plurality of first data fan-out lines, and a plurality of second data fan-out lines. The orthographic projections of the data lines on the substrate are distributed at intervals along the first direction and extend along the second direction, and the first direction and the second direction intersect; the orthographic projections of the first data fan-out lines on the substrate are distributed at intervals along the second direction and extend along the first direction, the first data fan-out lines are arranged correspondingly to the data lines, and the first data fan-out lines are connected to the corresponding data lines; the orthographic projections of the second data fan-out lines on the substrate are distributed at intervals along the first direction and extend along the second direction, the second data fan-out lines are arranged correspondingly to the first data fan-out lines, and the second data fan-out lines are connected to the corresponding first data fan-out lines. The display panel can achieve a narrower frame design.

Description

Technical Field

[0001] The present disclosure relates to the field of display technology, and in particular to a display panel and a display device. Background Art

[0002] In the related art, the frame of the display panel is relatively wide.

[0003] It should be noted that the information disclosed in the above background technology section is only used to enhance the understanding of the background of the present disclosure, and therefore may include information that does not constitute the prior art known to ordinary technicians in the field. Summary of the invention

[0004] According to one aspect of the present disclosure, a display panel is provided, the display panel comprising a display area, a fan-out area located in the display area, and the display panel further comprising: a substrate, a plurality of data lines, a plurality of first data fan-out lines, and a plurality of second data fan-out lines. The plurality of data lines are located in the display area, the orthographic projections of the data lines on the substrate are spaced apart along a first direction and extend along a second direction, and the first direction and the second direction intersect; the plurality of first data fan-out lines are located in the fan-out area, the orthographic projections of the first data fan-out lines on the substrate are spaced apart along the second direction and extend along the first direction, the first data fan-out lines are arranged correspondingly to the data lines, and the first data fan-out lines are connected to the corresponding data lines; the plurality of second data fan-out lines are located in the fan-out area, the orthographic projections of the second data fan-out lines on the substrate are spaced apart along the first direction and extend along the second direction, the second data fan-out lines are arranged correspondingly to the first data fan-out lines, and the second data fan-out lines are connected to the corresponding first data fan-out lines.

[0005] In an exemplary embodiment of the present disclosure, the display panel further includes: a plurality of first signal lines and a plurality of second signal lines, the plurality of first signal lines are located in the display area, the orthographic projections of the first signal lines on the substrate extend along the first direction and are spaced apart along the second direction, the plurality of first signal lines include first sub-signal lines, and at least a portion of the structure of the first sub-signal lines is used to form the first data fan-out lines; a plurality of second signal lines are located in the display area and are located in a different conductive layer from the first signal lines, the orthographic projections of the second signal lines on the substrate extend along the second direction and are spaced apart along the first direction, the plurality of second signal lines include second sub-signal lines, and at least a portion of the structure of the second sub-signal lines is used to form the second data fan-out lines.

[0006] In an exemplary embodiment of the present disclosure, the minimum distance between the orthographic projections of two adjacent first signal lines on the substrate substrate in the second direction is S1, and the maximum distance between the orthographic projections of two adjacent first signal lines on the substrate substrate in the second direction is S2, wherein (S2-S1) / S1 is greater than or equal to 0 and less than or equal to 0.2; and / or, the minimum distance between the orthographic projections of two adjacent second signal lines on the substrate substrate in the first direction is S3, and the maximum distance between the orthographic projections of two adjacent second signal lines on the substrate substrate in the first direction is S4, wherein (S4-S3) / S3 is greater than or equal to 0 and less than or equal to 0.2.

[0007] In an exemplary embodiment of the present disclosure, the first sub-signal line also includes a first analog line spaced apart from the first data fan-out line, and the second sub-signal line also includes a second analog line spaced apart from the second data fan-out line; the fan-out area includes a first fan-out area and a second fan-out area, the first data fan-out line is located in the first fan-out area, and the second data fan-out line is located in the second fan-out area; the plurality of first signal lines also include a third analog line, and the third analog line is located in a display area outside the first fan-out area; the plurality of second signal lines also include a fourth analog line, and the fourth analog line is located in a display area outside the second fan-out area.

[0008] In an exemplary embodiment of the present disclosure, the display panel also includes a pixel driving circuit and a light-emitting unit, the pixel driving circuit is connected to the first electrode of the light-emitting unit; the display panel also includes: a common electrode layer, the common electrode layer is used to form the second electrode of the light-emitting unit; wherein the first analog line, the second analog line, the third analog line, and the fourth analog line are connected to the common electrode layer.

[0009] In an exemplary embodiment of the present disclosure, the first simulation line is connected to the fourth simulation line intersecting with its orthographic projection on the substrate through a via hole; the third simulation line is connected to the second simulation line and the fourth simulation line intersecting with their orthographic projection on the substrate through a via hole.

[0010] In an exemplary embodiment of the present disclosure, the display panel also includes a border area located around the display area, the border area includes a first border area and a second border area arranged opposite to each other, and the fan-out area is located on a side close to the second border area; the display panel also includes: an electrode ring and a power supply circuit, the electrode ring is located in the border area and connected to the common electrode layer, at least a portion of the structure of the electrode ring located in the first border area is connected to the second analog line and the fourth analog line; the power supply circuit is bound to the second border area, the power supply circuit is connected to at least a portion of the structure of the electrode ring located in the second border area, and the power supply circuit is used to provide a power supply signal to the electrode ring.

[0011] In an exemplary embodiment of the present disclosure, the first fan-out area includes a first sub-fan-out area and a second sub-fan-out area, and the first sub-fan-out area and the second sub-fan-out area are located on both sides of the second fan-out area in the first direction; the plurality of second signal lines also include at least one fifth analog line, a partial structure of the fifth analog line is located in the second fan-out area, and the fifth analog line is respectively connected through vias to the first analog line and the third analog line that intersect with its orthographic projection on the substrate.

[0012] In an exemplary embodiment of the present disclosure, a plurality of the first signal lines are located in the same conductive layer, and a plurality of the second signal lines are located in the same conductive layer; the conductive layer where the second signal lines are located is located on a side of the conductive layer where the first signal lines are located away from the substrate.

[0013] In an exemplary embodiment of the present disclosure, the display panel further includes: a first source-drain layer and a second source-drain layer, the first source-drain layer being located on one side of the base substrate, the first source-drain layer including the first signal line; the second source-drain layer being located on a side of the first source-drain layer away from the base substrate, the second source-drain layer including the second signal line and the data line; the orthographic projection of the second signal line on the base substrate is located between the orthographic projections of two adjacent data lines on the base substrate.

[0014] In an exemplary embodiment of the present disclosure, the first signal line includes a plurality of first via contact portions and a first extension portion, the orthographic projections of the plurality of first via contact portions on the substrate are spaced apart along the first direction, the first extension portion is connected to the first via contact portion, and the size of the orthographic projection of the first via contact portion on the substrate in the second direction is larger than the size of the orthographic projection of the first extension portion on the substrate in the second direction; the second signal line includes a plurality of second via contact portions and a second extension portion, the orthographic projections of the plurality of second via contact portions on the substrate are spaced apart along the second direction, the second extension portion is connected to the second via contact portion, and the size of the orthographic projection of the second via contact portion on the substrate in the first direction is larger than the size of the orthographic projection of the second extension portion on the substrate in the first direction; wherein the first via contact portion and the second via contact portion are arranged correspondingly, the orthographic projection of the first via contact portion on the substrate and the orthographic projection of the corresponding second via contact portion on the substrate at least partially overlap, and at least a portion of the first via contact portion is connected to the corresponding second via contact portion through a via.

[0015] In an exemplary embodiment of the present disclosure, the minimum distance between the orthographic projections of adjacent first via contact portions on the substrate in the first direction is S5, and the maximum distance between the orthographic projections of adjacent first via contact portions on the substrate in the first direction is S6, wherein (S6-S5) / S5 is greater than or equal to 0 and less than or equal to 0.2; and / or, the minimum distance between the orthographic projections of adjacent second via contact portions on the substrate in the second direction is S7, and the maximum distance between the orthographic projections of adjacent second via contact portions on the substrate in the second direction is S8, wherein (S8-S7) / S7 is greater than or equal to 0 and less than or equal to 0.2.

[0016] In an exemplary embodiment of the present disclosure, the plurality of first via contact portions include a first real hole contact portion, and the plurality of second via contact portions include a second real hole contact portion and a second virtual hole contact portion; the first real hole contact portion and the corresponding second real hole contact portion are connected through a via hole, and the second virtual hole contact portion and the first signal line intersecting with its orthographic projection on the substrate are insulated.

[0017] In an exemplary embodiment of the present disclosure, the plurality of first via contact portions further include a first dummy hole contact portion, and the first dummy hole contact portion and the corresponding second dummy hole contact portion are insulated from each other.

[0018] In an exemplary embodiment of the present disclosure, the display panel includes: a first planar layer, the first planar layer is located between the first source and drain layer and the second source and drain layer, and the thickness of the first planar layer is less than or equal to 1.6 um.

[0019] In an exemplary embodiment of the present disclosure, the display panel further includes: a passivation layer and a first flat layer, the passivation layer is located between the conductive layer where the first signal line is located and the conductive layer where the second signal line is located; the first flat layer is located between the passivation layer and the conductive layer where the second signal line is located; wherein a first opening is formed on the first flat layer, and an orthographic projection of the first opening on the base substrate at least partially overlaps with an orthographic projection of the second virtual hole contact portion on the base substrate.

[0020] In an exemplary embodiment of the present disclosure, the display panel further includes: a passivation layer and a first flat layer, the passivation layer is located between the conductive layer where the first signal line is located and the conductive layer where the second signal line is located; the first flat layer is located between the passivation layer and the conductive layer where the second signal line is located; wherein a second opening is formed on the passivation layer, and an orthographic projection of the second opening on the base substrate at least partially overlaps with an orthographic projection of the second virtual hole contact portion on the base substrate.

[0021] In an exemplary embodiment of the present disclosure, the size of the orthographic projection of the break between the first data fan-out line and the first analog line on the substrate in the first direction is 1.5um-3.5um; and / or the size of the orthographic projection of the break between the second data fan-out line and the second analog line on the substrate in the second direction is 1.5um-3.5um.

[0022] In an exemplary embodiment of the present disclosure, the data line whose orthographic projection on the substrate is located on two adjacent sides of the second signal line includes a third extension portion, a fourth extension portion, and a fifth extension portion, and the fourth extension portion is connected between the third extension portion and the fifth extension portion; the second via contact portion and at least part of the structure of the fourth extension portion are relatively arranged in the first direction, and the orthographic projection of the fourth extension portion on the substrate and the orthographic projection of the second extension portion on the substrate in the first direction are larger than the orthographic projection of the third extension portion on the substrate and the orthographic projection of the second extension portion on the substrate in the first direction, and the orthographic projection of the fourth extension portion on the substrate and the orthographic projection of the second extension portion on the substrate in the first direction are larger than the orthographic projection of the fifth extension portion on the substrate and the orthographic projection of the second extension portion on the substrate in the first direction.

[0023] In an exemplary embodiment of the present disclosure, the display panel also includes a pixel driving circuit and a light-emitting unit, the pixel driving circuit is connected to the first electrode of the light-emitting unit, and the display panel also includes: an electrode layer, the electrode layer is located on one side of the base substrate, the electrode layer includes a plurality of electrode portions, and the electrode portions are used to form the first electrode of the light-emitting unit; the orthographic projection of the break between the first data fan-out line and the first analog line on the base substrate does not overlap with the orthographic projection of the electrode portion on the base substrate; and / or the orthographic projection of the break between the second data fan-out line and the second analog line on the base substrate does not overlap with the orthographic projection of the electrode portion on the base substrate.

[0024] In an exemplary embodiment of the present disclosure, the display panel also includes a pixel driving circuit and a light-emitting unit, the pixel driving circuit is connected to the first electrode of the light-emitting unit, and the display panel also includes: an electrode layer, the electrode layer is located on one side of the base substrate, the electrode layer includes a plurality of electrode portions, and the electrode portions are used to form the first electrode of the light-emitting unit; the orthographic projection of the first via contact portion on the base substrate and the orthographic projection of the electrode portion on the base substrate do not overlap; the orthographic projection of the second via contact portion on the base substrate and the orthographic projection of the electrode portion on the base substrate do not overlap.

[0025] In an exemplary embodiment of the present disclosure, the display panel also includes a plurality of pixel driving circuits and a plurality of light-emitting units, the plurality of pixel driving circuits are distributed in an array along the first direction and the second direction, the pixel driving circuit is connected to the first electrode of the light-emitting unit; the pixel driving circuit includes a driving transistor, a sixth transistor, and a seventh transistor, the first electrode of the sixth transistor is connected to the second electrode of the driving transistor, the second electrode of the sixth transistor is connected to the first electrode of the light-emitting unit, the first electrode of the seventh transistor is connected to the second initial signal line, and the second electrode of the seventh transistor is connected to the first electrode of the light-emitting unit. The display panel also includes: a first active layer and a first gate layer, the first active layer is located on one side of the base substrate, the first active layer includes a sixth active portion and a seventh active portion, the sixth active portion is used to form a channel region of the sixth transistor, and the seventh active portion is used to form a channel region of the seventh transistor; the first gate layer is located on the side of the first active layer away from the base substrate, the first gate layer includes an enable signal line and a second reset signal line, the orthographic projection of the enable signal line on the base substrate extends along the first direction and covers the orthographic projection of the sixth active portion on the base substrate, and the orthographic projection of the second reset signal line on the base substrate extends along the first direction and covers the orthographic projection of the seventh active portion on the base substrate; wherein the first direction is a row direction, and the orthographic projection of the first signal line on the base substrate is located between the orthographic projection of the enable signal line on the base substrate and the orthographic projection of the second reset signal line on the base substrate in the same row of pixel driving circuits.

[0026] In an exemplary embodiment of the present disclosure, the display panel further includes a plurality of pixel driving circuits and a plurality of light-emitting units, wherein the plurality of pixel driving circuits are arrayed along the first direction and the second direction, wherein the pixel driving circuit is connected to the first electrode of the light-emitting unit; wherein the pixel driving circuit includes a driving transistor, a sixth transistor, and a first transistor, wherein the first electrode of the sixth transistor is connected to the second electrode of the driving transistor, the second electrode of the sixth transistor is connected to the first electrode of the light-emitting unit, the first electrode of the first transistor is connected to the first initial signal line, and the second electrode of the first transistor is connected to the gate of the driving transistor. The display panel further includes: a first gate layer and a second gate layer, wherein the first gate layer is located on one side of the substrate, the first gate layer includes an enable signal line, and a partial structure of the enable signal line is used to form the gate of the sixth transistor; the second gate layer is located on the side of the first gate layer away from the substrate, and the second gate layer includes the first initial signal line; the positive projection of the first extension portion of the first signal line on the substrate is located between the positive projection of the first initial signal line in the pixel driving circuit of the current row on the substrate and the positive projection of the enable signal line in the pixel driving circuit of the next adjacent row on the substrate.

[0027] In an exemplary embodiment of the present disclosure, the display panel includes a plurality of repeating units arranged in an array in the first direction and the second direction, the repeating unit includes n rows and m columns of sub-repeat units, n and m are positive integers greater than or equal to 1; the sub-repeat unit includes two pixel driving circuits adjacently distributed in the first direction, and the two pixel driving circuits in the same sub-repeat unit are arranged in mirror symmetry; the plurality of repeating units distributed in the second direction form a repeating unit column, and a second signal line is correspondingly arranged between two adjacent repeating unit columns in the first direction; the plurality of repeating units distributed in the first direction form a repeating unit row, and each repeating unit row is correspondingly arranged with a first signal line.

[0028] In an exemplary embodiment of the present disclosure, the display panel also includes a light-emitting unit, the pixel driving circuit is connected to the first electrode of the light-emitting unit, and the display panel also includes: an electrode layer, the electrode layer includes a plurality of electrode portions, and the electrode portions are used to form the first electrode of the light-emitting unit; wherein, in two adjacent sub-repeating units in the first direction, the orthographic projections of two adjacent data lines on the base substrate intersect with the orthographic projection of the same electrode portion on the base substrate, and are located on both sides of the orthographic projection of the second signal line on the base substrate.

[0029] In an exemplary embodiment of the present disclosure, m is a positive integer greater than or equal to 2; in the adjacent columns of the repeating units in the first direction, the minimum distance between the orthographic projections of two adjacent data lines on the substrate in the first direction is L1; in the two sub-repeating units located in the same repeating unit and adjacent in the first direction, the minimum distance between the orthographic projections of two adjacent data lines on the substrate in the first direction is L2; ​​wherein L1 is greater than L2.

[0030] In an exemplary embodiment of the present disclosure, n is a positive integer greater than or equal to 2; the display panel also includes a light-emitting unit, the pixel driving circuit includes a driving transistor, a sixth transistor, and a seventh transistor, the first electrode of the sixth transistor is connected to the second electrode of the driving transistor, the second electrode of the sixth transistor is connected to the first electrode of the light-emitting unit, the gate of the sixth transistor is connected to an enable signal line, the first electrode of the seventh transistor is connected to a second initial signal line, the second electrode of the seventh transistor is connected to the first electrode of the light-emitting unit, and the gate of the seventh transistor is connected to a second reset signal line; the same repeating unit row includes a first pixel driving circuit row and a second pixel driving circuit row, the first pixel driving circuit row includes a plurality of pixel driving circuits distributed along the first direction, and the second pixel driving circuit row includes a plurality of pixel driving circuits distributed along the first direction. The pixel driving circuit row includes a plurality of pixel driving circuits distributed along the first direction; the orthographic projection of the first signal line on the substrate is located between the orthographic projection of the enable signal line in the first pixel driving circuit row on the substrate and the orthographic projection of the second reset signal line in the first pixel driving circuit row on the substrate; in the first pixel driving circuit row, the minimum distance between the orthographic projection of the enable signal line on the substrate and the orthographic projection of the second reset signal line on the substrate in the second direction is L3; in the second pixel driving circuit row, the minimum distance between the orthographic projection of the enable signal line on the substrate and the orthographic projection of the second reset signal line on the substrate in the second direction is L4; wherein, L3 is greater than L4.

[0031] In an exemplary embodiment of the present disclosure, the display panel includes a pixel driving circuit and a light-emitting unit, and the pixel driving circuit includes a driving transistor, a first transistor, a second transistor, a fourth transistor, a fifth transistor, a sixth transistor, a seventh transistor, and a capacitor; a first electrode of the first transistor is connected to a first initial signal line, and a second electrode is connected to a gate electrode of the driving transistor; a first electrode of the second transistor is connected to the gate electrode of the driving transistor, and a second electrode is connected to a second electrode of the driving transistor; a first electrode of the fourth transistor is connected to the data line, and a second electrode is connected to the first electrode of the driving transistor; a first electrode of the fifth transistor is connected to a power line, and a second electrode is connected to the first electrode of the driving transistor; a first electrode of the sixth transistor is connected to the second electrode of the driving transistor, and a second electrode is connected to a first electrode of the light-emitting unit; a first electrode of the seventh transistor is connected to a second initial signal line, and a second electrode is connected to the first electrode of the light-emitting unit; a first electrode of the capacitor is connected to the gate electrode of the driving transistor, and a second electrode is connected to the power line.

[0032] In an exemplary embodiment of the present disclosure, the display panel further comprises: a first active layer, a first gate layer, a second active layer, and a third gate layer. The first active layer is located on one side of the substrate base, and the first active layer comprises a third active portion, a fourth active portion, a fifth active portion, a sixth active portion, and a seventh active portion, wherein the third active portion is used to form a channel region of the driving transistor, the fourth active portion is used to form a channel region of the fourth transistor, the fifth active portion is used to form a channel region of the fifth transistor, the sixth active portion is used to form a channel region of the sixth transistor, and the seventh active portion is used to form a channel region of the seventh transistor; the first gate layer is located on the side of the first active layer away from the substrate substrate, and the first gate layer comprises a third active portion, a fourth active portion, a fifth active portion, a sixth active portion, and a seventh active portion, wherein the third active portion is used to form a channel region of the driving transistor, the fourth active portion is used to form a channel region of the fourth transistor, the fifth active portion is used to form a channel region of the fifth transistor, the sixth active portion is used to form a channel region of the sixth transistor, and the seventh active portion is used to form a channel region of the seventh transistor; The invention comprises a first gate line, an enable signal line, a second reset signal line, and a first conductive portion, wherein an orthographic projection of the first gate line on the base substrate extends along the first direction and covers an orthographic projection of the fourth active portion on the base substrate, an orthographic projection of the enable signal line on the base substrate extends along the first direction and covers an orthographic projection of the fifth active portion on the base substrate and an orthographic projection of the sixth active portion on the base substrate, an orthographic projection of the second reset signal line on the base substrate extends along the first direction and covers an orthographic projection of the seventh active portion on the base substrate, and the first conductive portion The positive projection of the electric part on the substrate covers the positive projection of the third active part on the substrate; the second active layer is located on the side of the first gate layer away from the substrate, the second active layer includes a first active part and a second active part, the first active part is used to form the channel region of the first transistor, and the second active part is used to form the channel region of the second transistor; the third gate layer is located on the side of the second active layer away from the substrate, the third gate layer includes a second gate line and a first reset signal line, the positive projection of the second gate line on the substrate extends along the first direction and covers the positive projection of the second active part on the substrate, the positive projection of the first reset signal line on the substrate extends along the first direction and covers the positive projection of the first active part on the substrate; wherein the positive projection of the second reset signal line on the substrate, the positive projection of the enable signal line on the substrate, the positive projection of the first conductive part on the substrate, the positive projection of the second gate line on the substrate, the positive projection of the first gate line on the substrate, and the positive projection of the first reset signal line on the substrate are sequentially distributed along the second direction.

[0033] In an exemplary embodiment of the present disclosure, the first direction is a row direction, the second direction is a column direction, and the first gate line in the pixel driving circuit of the current row is multiplexed as a second reset signal line in the pixel driving circuit of the next adjacent row.

[0034] In an exemplary embodiment of the present disclosure, the driving transistor, the fourth transistor, the fifth transistor, the sixth transistor, and the seventh transistor are P-type transistors, and the first transistor and the second transistor are N-type transistors.

[0035] In an exemplary embodiment of the present disclosure, the second signal line includes a plurality of second via contact portions, and the orthographic projections of the plurality of second via contact portions on the substrate are spaced apart along the second direction; in the same second signal line, the distance between the orthographic projections of two adjacent second via contact portions on the substrate in the second direction is A1, and the size of the orthographic projection of the break between the second data fan-out line and the second analog line on the substrate in the second direction is A2; A1 / A2 is greater than or equal to 27 and less than or equal to 68.

[0036] According to one aspect of the present disclosure, a display device is provided, comprising the above-mentioned display panel.

[0037] It is to be understood that the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the present disclosure. BRIEF DESCRIPTION OF THE DRAWINGS

[0038] The accompanying drawings herein are incorporated into the specification and constitute a part of the specification, illustrate embodiments consistent with the present disclosure, and together with the specification are used to explain the principles of the present disclosure. Obviously, the accompanying drawings described below are only some embodiments of the present disclosure, and for ordinary technicians in this field, other accompanying drawings can be obtained based on these accompanying drawings without creative work.

[0039] Figure 1 A schematic structural diagram of an exemplary embodiment of a display panel disclosed herein;

[0040] Figure 2 It is a structural schematic diagram of another exemplary embodiment of the display panel disclosed in the present invention;

[0041] Figure 3 for Figure 2 A partial enlarged view of the first area K1;

[0042] Figure 4 for Figure 3 A partial structural layout of the conductive layer where the first signal line is located;

[0043] Figure 5 for Figure 3 A partial structural layout of the conductive layer where the second signal line is located;

[0044] Figure 6 for Figure 2 A partial enlarged view of the second area K2;

[0045] Figure 7 for Figure 6 A partial structural layout of the conductive layer where the first signal line is located;

[0046] Figure 8 for Figure 6 A partial structural layout of the conductive layer where the second signal line is located;

[0047] Fig. 9 for Figure 2 A partial enlarged view of the third area K3;

[0048] Fig.10 for Fig. 9 A partial structural layout of the conductive layer where the first signal line is located;

[0049] Fig.11 for Fig. 9 A partial structural layout of the conductive layer where the second signal line is located;

[0050] Fig.12 for Figure 2 A partial enlarged view of the fourth area K4;

[0051] Fig.13 for Fig.12 A partial structural layout of the conductive layer where the first signal line is located;

[0052] Fig.14 for Fig.12 A partial structural layout of the conductive layer where the second signal line is located;

[0053] Fig.15 for Figure 2 A partial enlarged view of the fifth area K5;

[0054] Fig.16 for Fig.15 A partial structural layout of the conductive layer where the first signal line is located;

[0055] Fig.17 for Fig.15 A partial structural layout of the conductive layer where the second signal line is located;

[0056] Fig.18 for Figure 2 A partial enlarged view of the sixth area K6;

[0057] Fig.19 for Fig.18 A partial structural layout of the conductive layer where the first signal line is located;

[0058] Fig. 20 for Fig.18 A partial structural layout of the conductive layer where the second signal line is located;

[0059] Fig.21 for Figure 2 A partial enlarged view of the seventh area K7;

[0060] Fig. 22 for Fig.21 A structural layout of the conductive layer where the first signal line is located;

[0061] Fig.23 for Fig.21 The conductive layer structure layout where the second signal line is located;

[0062] Fig.24 A structural diagram of another exemplary embodiment of the display panel disclosed herein;

[0063] Fig.25 for Fig.24 A structural layout of the conductive layer where the first signal line is located;

[0064] Fig.26 for Fig.24 A structural layout of the conductive layer where the second signal line is located;

[0065] Fig. 27 for Fig.24 The structural layout of the middle electrode layer;

[0066] Fig.28 for Figure 3 A partial cross-sectional view of the display panel along the dashed line CC is shown;

[0067] Fig.29 It is a structural schematic diagram of another exemplary embodiment of the display panel disclosed in the present invention;

[0068] Fig.30 It is a structural schematic diagram of another exemplary embodiment of the display panel disclosed in the present invention;

[0069] Fig.31 It is a structural schematic diagram of another exemplary embodiment of the display panel disclosed in the present invention;

[0070] Fig.32 is a schematic diagram of the circuit structure of a pixel driving circuit in a display panel disclosed in the present invention;

[0071] Fig.33 for Fig.32 A timing diagram of each node in a driving method of a pixel driving circuit;

[0072] Fig.34 for Figure 2 A partial map of the sixth area K6;

[0073] Fig.35 for Fig.34 The structural layout of the middle occlusion layer;

[0074] Fig.36 for Fig.34 The structural layout of the first active layer in FIG.

[0075] Fig.37 for Fig.34 The structural layout of the first gate layer;

[0076] Fig.38 for Fig.34 The structural layout of the second gate layer;

[0077] Fig.39 for Fig.34 The structural layout of the second active layer;

[0078] Fig.40 for Fig.34 The structural layout of the third gate layer;

[0079] Fig.41 for Fig.34 The structural layout of the first source and drain layer;

[0080] Fig.42 for Fig.34 The structural layout of the second source and drain layer;

[0081] Fig.43 for Fig.34 The structural layout of the middle electrode layer;

[0082] Fig.44 for Fig.34 Structural layout of the middle shielding layer and the first active layer;

[0083] Fig.45 for Fig.34 The structural layout of the middle shielding layer, the first active layer, and the first gate layer;

[0084] Fig.46 for Fig.34 Structural layout of a middle shielding layer, a first active layer, a first gate layer, and a second gate layer;

[0085] Fig.47 for Fig.34 A structural layout of a middle shielding layer, a first active layer, a first gate layer, a second gate layer, and a second active layer;

[0086] Fig.48 for Fig.34 Structural layout of a middle shielding layer, a first active layer, a first gate layer, a second gate layer, a second active layer, and a third gate layer;

[0087] Fig.49 for Fig.34 A structural layout of a middle shielding layer, a first active layer, a first gate layer, a second gate layer, a second active layer, a third gate layer, and a first source and drain layer;

[0088] Fig.50 for Fig.34 A structural layout of a middle shielding layer, a first active layer, a first gate layer, a second gate layer, a second active layer, a third gate layer, a first source-drain layer, and a second source-drain layer;

[0089] Fig.51 for Fig.34 The structural layout of a single repeating unit in ;

[0090] Fig.52 for Fig.51 The structural layout of the middle occlusion layer;

[0091] Fig.53 for Fig.51 The structural layout of the first active layer in FIG.

[0092] Fig.54 for Fig.51 The structural layout of the first gate layer;

[0093] Fig.55 for Fig.51 The structural layout of the second gate layer;

[0094] Fig.56 for Fig.51 The structural layout of the second active layer;

[0095] Fig.57 for Fig.51 The structural layout of the third gate layer;

[0096] Fig.58 for Fig.51 The structural layout of the first source and drain layer;

[0097] Fig.59 for Fig.51 The structural layout of the second source and drain layer;

[0098] Fig.60 for Fig.51 The structural layout of the middle electrode layer;

[0099] Fig.61 for Fig.51 Structural layout of the middle shielding layer and the first active layer;

[0100] Fig.62 for Fig.51 The structural layout of the middle shielding layer, the first active layer, and the first gate layer;

[0101] Fig.63 for Fig.51 Structural layout of a middle shielding layer, a first active layer, a first gate layer, and a second gate layer;

[0102] Fig.64 for Fig.51 A structural layout of a middle shielding layer, a first active layer, a first gate layer, a second gate layer, and a second active layer;

[0103] Fig.65 for Fig.51 Structural layout of a middle shielding layer, a first active layer, a first gate layer, a second gate layer, a second active layer, and a third gate layer;

[0104] Fig.66 for Fig.51 A structural layout of a middle shielding layer, a first active layer, a first gate layer, a second gate layer, a second active layer, a third gate layer, and a first source and drain layer;

[0105] Fig.67 for Fig.51 A structural layout of a middle shielding layer, a first active layer, a first gate layer, a second gate layer, a second active layer, a third gate layer, a first source-drain layer, and a second source-drain layer;

[0106] Fig.68 for Fig.51 The display panel is shown in a partial cross-sectional view taken along dotted line EE. DETAILED DESCRIPTION

[0107] Example embodiments will now be described more fully with reference to the accompanying drawings. However, example embodiments can be implemented in a variety of forms and should not be construed as limited to the examples set forth herein; rather, these embodiments are provided so that the present disclosure will be more comprehensive and complete and will fully convey the concepts of the example embodiments to those skilled in the art. The same reference numerals in the figures represent the same or similar structures, and thus their detailed description will be omitted.

[0108] The terms "a", "an", and "said" are used to indicate the presence of one or more elements / components / etc.; the terms "comprising" and "having" are used to indicate an open-ended inclusive meaning and mean that additional elements / components / etc. may be present in addition to the listed elements / components / etc.

[0109] like Figure 1As shown, it is a schematic diagram of the structure of an exemplary embodiment of the display panel of the present disclosure. The display panel may include a display area AA, and a fan-out area FT located in the display area AA. The display panel also includes a substrate, a plurality of data lines Da, a first data fan-out line Fa1, and a second data fan-out line Fa2. Among them, the data line Da is located in the display area AA, and the orthographic projection of the data line Da on the substrate is distributed along the first direction X at intervals and extends along the second direction Y. The first direction X and the second direction Y may intersect, for example, the first direction X may be a row direction, and the second direction Y may be a column direction. The first data fan-out line Fa1 is located in the fan-out area FT, and the orthographic projection of the first data fan-out line Fa1 on the substrate may be distributed along the second direction Y at intervals and extend along the first direction X. The first data fan-out line Fa1 is arranged corresponding to the data line Da, and the first data fan-out line Fa1 is connected to the corresponding data line Da. The second data fan-out line Fa2 is located in the fan-out area FT, and the orthographic projection of the second data fan-out line Fa2 on the substrate is spaced along the first direction X and extends along the second direction Y. The second data fan-out line Fa2 is arranged corresponding to the first data fan-out line Fa1, and the second data fan-out line Fa2 is connected to the first data fan-out line Fa1 corresponding thereto. The display panel provided by this exemplary embodiment arranges the fan-out area in the display area, avoiding the arrangement of the fan-out area in the frame area, thereby reducing the area of ​​the lower frame and the lower corner area of ​​the display panel, that is, a narrow frame arrangement can be achieved.

[0110] like Figure 1 As shown, the separation line XX separates the display area AA into two display areas distributed in the first direction X. The data line Da on the side away from the separation line XX is connected to the second data fan-out line Fa2 on the side close to the separation line XX through the first data fan-out line Fa1. The fan-out area FT may include a first fan-out area FT1 and a second fan-out area FT2, the first data fan-out line Fa1 is located in the first fan-out area FT1, and the second data fan-out line Fa2 is located in the second fan-out area FT2. The first fan-out area FT1 may include a first sub-fan-out area FT11 and a second sub-fan-out area FT12, and the first sub-fan-out area FT11 and the second sub-fan-out area FT12 are located on both sides of the second fan-out area FT2 in the first direction X.

[0111] It should be understood that in other exemplary embodiments, the first data fan-out line Fa1 and the second data fan-out line Fa2 may also be arranged in other ways. For example, the data line Da on the side close to the dividing line XX is connected to the second data fan-out line Fa2 on the side close to the dividing line XX through the first data fan-out line Fa1; or, the data line Da on the side away from the dividing line XX is connected to the second data fan-out line Fa2 on the side away from the dividing line XX through the first data fan-out line Fa1. For another example, the length of the first data fan-out line Fa1 may also be gradually increased from the upper frame to the lower frame.

[0112] In this exemplary embodiment, the display panel is additionally provided with the first data fan-out line Fa1 and the second data fan-out line Fa2 in the fan-out area FT, and the display area outside the fan-out area FT is not provided with the first data fan-out line Fa1 and the second data fan-out line Fa2. Since the first data fan-out line Fa1 and the second data fan-out line Fa2 have the functions of reflecting and shielding light, when the display panel is in the screen-off state, the fan-out area and other display areas of the display panel have different reflecting and light-transmitting effects, thereby causing a dark shadow to appear on the display panel.

[0113] Based on this, the present exemplary embodiment also provides another display panel, such as Figure 2 As shown, it is a schematic diagram of the structure of another exemplary embodiment of the display panel of the present disclosure. The display panel may include a plurality of first signal lines H1 and a plurality of second signal lines V2. The first signal line H1 is located in the display area AA, and the orthographic projection of the first signal line H1 on the substrate extends along the first direction X and is spaced along the second direction Y. The plurality of first signal lines H1 include a first sub-signal line H11 and a third analog line Dm3. The first sub-signal line H11 includes a first data fan-out line Fa1 and a first analog line Dm1 that are spaced apart; the third analog line Dm3 is located in the display area AA outside the first fan-out area FT1. The second signal line V2 is located in the display area AA, and the second signal line V2 and the first signal line H1 are located in different conductive layers, and the orthographic projection of the second signal line V2 on the substrate extends along the second direction Y and is spaced along the first direction X. The plurality of second signal lines V2 include a second sub-signal line V22 and a fourth analog line Dm4. The second sub-signal line V22 includes a second data fan-out line Fa2 and a second analog line Dm2 which are arranged at intervals; and a fourth analog line Dm4 is located in the display area AA outside the second fan-out area FT2.

[0114] like Figure 2 As shown, this exemplary embodiment adds the first analog line Dm1, the second analog line Dm2, the third analog line Dm3, and the fourth analog line Dm4, so that the density of the signal lines in the entire display area AA is close to the same, thereby solving the technical problem of the above-mentioned dark shadows. It should be noted that when the first data fan-out line Fa1 and the second data fan-out line Fa2 are distributed in other ways, the present disclosure can also eliminate the above-mentioned dark shadows by adding analog lines.

[0115] In this exemplary embodiment, a plurality of the first signal lines H1 may be located in the same conductive layer, and a plurality of the second signal lines V2 may be located in the same conductive layer; the conductive layer where the second signal lines V2 are located may be located on the side of the conductive layer where the first signal lines H1 are located away from the base substrate. For example, the first signal line H1 may be located in the first source-drain layer of the display panel, and the second signal line V2 may be located in the second source-drain layer of the display panel. In addition, the data line Da may also be located in the second source-drain layer of the display panel, and the orthographic projection of the second signal line V2 on the base substrate may be located between the orthographic projections of two adjacent data lines Da on the base substrate.

[0116] It should be understood that in other exemplary embodiments, the first signal line and the second signal line may also be located in other conductive layers. For example, the first signal line may also be located in the first gate layer, the second gate layer, and the third gate layer in the display panel. The first signal line and the second signal line may also be located in an added conductive layer. In addition, the first signal line and the second signal line may also be located in the same conductive layer.

[0117] like Figure 3 , 4 ,5, Figure 3 for Figure 2 A partial enlarged view of the first area K1, Figure 4 for Figure 3 Part of the structural layout of the conductive layer where the first signal line is located, Figure 5 for Figure 3 Part of the structural layout of the conductive layer where the second signal line is located. The first area K1 is partially located in the first sub-fan-out area FT11, the first area K1 is partially located in the second fan-out area FT2, and the first area K1 is partially located in the display area of ​​the first sub-fan-out area FT11 away from the second fan-out area FT2. Figure 2-5 As shown, the first data fan-out line Fa1 can be connected to the data line Da through the via H, and connected to the second data fan-out line Fa2 through the via. Figure 2 The black circle in the middle indicates the location of the via. Figure 3 The black squares indicate the locations of the vias.

[0118] like Figure 6 , 7 , as shown in 8, Figure 6 for Figure 2 A partial enlarged view of the second area K2, Figure 7 for Figure 6 Part of the structural layout of the conductive layer where the first signal line is located, Figure 8 for Figure 6 Partial structural layout of the conductive layer where the second signal line is located. The second region K2 is located in the display area of ​​the first sub-fan-out region FT11 away from the second fan-out region FT2. Figure 2 ,6 As shown in FIG. 8 , in the second region K2 , the fourth simulation line Dm4 is connected through the via H to the first simulation line Dm1 intersecting with its orthographic projection on the substrate. Figure 6 The black squares in the middle indicate the positions of the via holes. In addition, the second sub-fan-out region FT12 away from the display region of the second fan-out region FT2 may have the same structure as the second region K2.

[0119] like Fig. 9 , 10 , as shown in 11, Fig. 9 for Figure 2 A partial enlarged view of the third area K3, Fig.10 for Fig. 9 Part of the structural layout of the conductive layer where the first signal line is located, Fig.11 for Fig. 9 Part of the structural layout of the conductive layer where the second signal line is located. The third area K3 is located in the first sub-fan-out area FT11. Figure 2 , 9 As shown in FIG. 11 , the first data fan-out line Fa1 is not connected to the second analog line Dm2 and the fourth analog line Dm4 intersecting with the orthographic projection thereof on the substrate. The structures of the first sub-fan-out area FT11 and the second sub-fan-out area FT12 may be the same.

[0120] like Fig.12 , 13 , 14, Fig.12 for Figure 2 A partial enlarged view of the fourth area K4, Fig.13 for Fig.12 Part of the structural layout of the conductive layer where the first signal line is located, Fig.14 for Fig.12 Part of the structural layout of the conductive layer where the second signal line is located. The fourth area K4 is located in the second fan-out area FT2. Figure 2 , 12 As shown in FIG. 14 , the second data fan-out line Fa2 is not connected to the first simulation line Dm1 intersecting with its orthographic projection on the substrate.

[0121] like Fig.15 , 16 , 17, Fig.15 for Figure 2 A partial enlarged view of the fifth area K5, Fig.16 for Fig.15 Part of the structural layout of the conductive layer where the first signal line is located, Fig.17 for Fig.15 Partial structural layout of the conductive layer where the second signal line is located. The fifth region K5 is located in the middle of the second fan-out region FT2 in the first direction X. Figure 2 , 15As shown in FIG. 17 , the plurality of second signal lines V2 further include a fifth analog line Dm5, a portion of the structure of the fifth analog line Dm5 is located in the second fan-out region FT2, and the fifth analog line Dm5 is connected to the first analog line Dm1 and the third analog line Dm3 intersecting with the orthographic projection thereof on the substrate through vias. Fig.15 The black squares in the middle indicate the positions of the vias. In this exemplary embodiment, there may be one fifth simulation line, and it should be understood that in other exemplary embodiments, there may be more than one fifth simulation line.

[0122] like Fig.18 , 19 , 20, Fig.18 for Figure 2 A partial enlarged view of the sixth area K6, Fig.19 for Fig.18 Part of the structural layout of the conductive layer where the first signal line is located, Fig. 20 for Fig.18 The sixth region K6 is located in the display area of ​​the fan-out region away from the lower frame of the display panel. Figure 2 , 18 As shown in FIG. 20 , in the sixth region K6, the third simulation line Dm3 is connected to the fourth simulation line Dm4 intersecting with its orthographic projection on the substrate through a via hole. Fig.18 The black squares indicate the locations of the vias.

[0123] In this exemplary embodiment, Figure 2-20 As shown, the minimum distance between the orthographic projections of two adjacent first signal lines H1 on the substrate in the second direction Y is S1, and the maximum distance between the orthographic projections of two adjacent first signal lines H1 on the substrate in the second direction Y is S2, wherein (S2-S1) / S1 may be greater than or equal to 0 and less than or equal to 0.2, for example, (S2-S1) / S1 may be equal to 0, 0.05, 0.1, 0.2, etc. When (S2-S1) / S1 is equal to 0, that is, the orthographic projections of the first signal lines H1 on the substrate are equally spaced in the second direction Y. Figure 2-20As shown, the minimum distance between the orthographic projections of two adjacent second signal lines V2 on the substrate in the first direction X is S3, and the maximum distance between the orthographic projections of two adjacent second signal lines V2 on the substrate in the first direction X is S4, wherein (S4-S3) / S3 is greater than or equal to 0 and less than or equal to 0.2, for example, (S4-S3) / S3 can be equal to 0, 0.05, 0.1, 0.2, etc. When (S4-S3) / S3 is equal to 0, that is, the orthographic projections of the second signal lines V2 on the substrate are evenly spaced in the first direction X. This setting can make the first signal lines H1 and the second signal lines V2 evenly distributed in the display area, thereby further eliminating the above-mentioned dark shadow problem.

[0124] In this exemplary embodiment, the display panel may further include a pixel driving circuit and a light-emitting unit, wherein the pixel driving circuit is connected to the first electrode of the light-emitting unit. The display panel may further include: a common electrode layer, wherein the common electrode layer is used to form the second electrode of the light-emitting unit. Among them, the first analog line Dm1, the second analog line Dm2, the third analog line Dm3, and the fourth analog line Dm4 may be connected to the common electrode layer. For example, the first analog line Dm1, the second analog line Dm2, the third analog line Dm3, and the fourth analog line Dm4 may be connected to the common electrode layer through a via located in the frame area around the display area. The first analog line Dm1, the second analog line Dm2, the third analog line Dm3, and the fourth analog line Dm4 forming a grid structure can reduce the resistance of the common electrode layer itself, thereby reducing the voltage difference of the second electrode of the light-emitting unit at different positions of the display panel. This setting can improve the uniformity of the display of the display panel.

[0125] like Figure 21-23 As shown, Fig.21 for Figure 2 A partial enlarged view of the seventh area K7, Fig. 22 for Fig.21 The conductive layer structure layout where the first signal line is located, Fig.23 for Fig.21 The conductive layer structure diagram where the second signal line is located. Figure 2As shown, the display panel may further include a frame area BB located around the display area AA, the frame area BB includes a first frame area BB1 and a second frame area BB2 arranged opposite to each other, and the fan-out area FT is located on a side close to the second frame area BB2. The display panel may further include: an electrode ring VSS and a power supply circuit (not shown). The electrode ring VSS is located in the frame area BB, and the electrode ring VSS may be a ring structure located in the frame area BB, and the electrode ring VSS may be connected to the common electrode layer at different positions. The partial structure of the electrode ring VSS located in the first frame area BB1 connects the second analog line Dm2 and the fourth analog line Dm4. The power supply circuit may be bound to the second frame area BB2, and the power supply circuit is connected to at least a partial structure of the electrode ring VSS located in the second frame area BB2, and the power supply circuit may be used to provide a power supply signal to the electrode ring VSS. The common electrode layer on one side away from the power supply circuit has a large voltage drop. The present application provides a power supply voltage to the second analog line Dm2 and the fourth analog line Fm4 through the electrode ring VSS located in the first frame area BB1, thereby reducing the voltage drop of the common electrode layer in the second direction Y.

[0126] like Figure 21-23 As shown, the electrode ring VSS may include a first electrode ring 4VSS and a second electrode ring 5VSS, the orthographic projection of the first electrode ring 4VSS on the substrate and the orthographic projection of the second electrode ring 5VSS on the substrate at least partially overlap, and the second electrode ring 5VSS is connected to the first electrode ring 4VSS through a via. Fig.21 The black square in the middle indicates the position of the via. The electrode ring of the double conductive layer can reduce the self-resistance of the electrode ring. A power connection line VDDx can also be provided in the first frame area B1, and the power connection line VDDx can include a first power connection line 4VDD and a second power connection line 5VDD, and the orthographic projections of the first power connection line 4VDD and the second power connection line 5VDD on the substrate at least partially overlap, and the first power connection line 4VDD and the second power connection line 5VDD are connected through a via. The power connection line VDDx can be connected to the power line VDD located in the display area.

[0127] In this exemplary embodiment, Figure 2-20As shown, the first signal line H1 may include a plurality of first via contact portions Ht1 and a first extension portion Lt1, the orthographic projections of the plurality of first via contact portions Ht1 on the base substrate are spaced apart along the first direction X, the first extension portion Lt1 is connected to the first via contact portion Ht1, and the size of the orthographic projection of the first via contact portion Ht1 on the base substrate in the second direction Y is larger than the size of the orthographic projection of the first extension portion Lt1 on the base substrate in the second direction Y. The second signal line V2 may include a plurality of second via contact portions Ht2 and a second extension portion Lt2, the orthographic projections of the plurality of second via contact portions Ht2 on the base substrate are spaced apart along the second direction Y, the second extension portion Lt2 is connected to the second via contact portion Ht2, and the size of the orthographic projection of the second via contact portion Ht2 on the base substrate in the first direction X is larger than the size of the orthographic projection of the second extension portion Lt2 on the base substrate in the first direction X. The first via contact portion Ht1 and the second via contact portion Ht2 are arranged correspondingly, and the orthographic projection of the first via contact portion Ht1 on the base substrate and the orthographic projection of the corresponding second via contact portion Ht2 on the base substrate at least partially overlap.

[0128] like Figure 2-20 As shown, the first via contact Ht1 may include a first real hole contact Htr1 and a first virtual hole contact Htd1, and the second via contact Ht2 may include a second real hole contact Htr2 and a second virtual hole contact Htd2. The first real hole contact Htr1 and the corresponding second real hole contact Htr2 are connected through vias, that is, the first signal line H1 and the second signal line V2 may be connected through the first real hole contact Htr1 and the second real hole contact Htr2 vias. The first virtual hole contact Htd1 and the corresponding second virtual hole contact Htd2 are insulated. The first virtual hole contact Htd1 can simulate the reflection phenomenon of the first real hole contact Htr1, and the second virtual hole contact Htd2 can simulate the reflection phenomenon of the second real hole contact Htr2. Therefore, the first virtual hole contact Htd1 and the second virtual hole contact Htd2 can improve the shadow problem of the display panel when the screen is off. In addition, the first virtual hole contact portion Htd1 can simulate the parasitic capacitance of the first real hole contact portion Htr1, and the second virtual hole contact portion Htd2 can simulate the parasitic capacitance of the second real hole contact portion Htr2, so that the first virtual hole contact portion Htd1 and the second virtual hole contact portion Htd2 can improve the display uniformity of the display panel.

[0129] In this exemplary embodiment, the orthographic projections of the first virtual hole contact portion Htd1 and the second virtual hole contact portion Htd2 on the base substrate overlap, so that from the perspective of light reflection, the display panel can selectively set the first virtual hole contact portion Htd1 or the second virtual hole contact portion Htd2.

[0130] In this exemplary embodiment, Figure 2-20 As shown, the minimum distance between the orthographic projections of adjacent first via contact portions Ht1 on the substrate in the first direction X is S5, and the maximum distance between the orthographic projections of adjacent first via contact portions Ht1 on the substrate in the first direction X is S6, wherein (S6-S5) / S5 may be greater than or equal to 0 and less than or equal to 0.2, for example, (S6-S5) / S5 may be equal to 0, 0.05, 0.1, 0.2, etc. When (S6-S5) / S5 is equal to 0, the orthographic projections of the first via contact portions Ht1 on the substrate are evenly spaced in the first direction X. The evenly spaced first via contact portions Ht1 can further improve the problem of dark shadows when the display panel is off. Figure 2-20 As shown, the minimum distance between the orthographic projections of adjacent second via contact portions Ht2 on the base substrate in the second direction Y is S7, and the maximum distance between the orthographic projections of adjacent second via contact portions Ht2 on the base substrate in the second direction Y is S8, wherein (S8-S7) / S7 is greater than or equal to 0 and less than or equal to 0.2. For example, (S8-S7) / S7 can be equal to 0, 0.05, 0.1, 0.2, etc. When (S8-S7) / S7 is equal to 0, the orthographic projections of the second via contact portions Ht2 on the base substrate are evenly spaced in the second direction Y, and the evenly spaced second via contact portions Ht2 can further improve the shadow problem of the display panel when the screen is off.

[0131] In this exemplary embodiment, the display panel further includes a pixel driving circuit and a light emitting unit, the pixel driving circuit is connected to the first electrode of the light emitting unit, and the display panel further includes an electrode layer for forming the first electrode of the light emitting unit. Fig.24 , 25 , 26, 27, Fig.24 This is a structural diagram of another exemplary embodiment of the display panel disclosed herein. Fig.25 for Fig.24 The structural layout of the conductive layer where the first signal line is located, Fig.26 for Fig.24 The structural layout of the conductive layer where the second signal line is located, Fig. 27 for Fig.24The structural layout of the middle electrode layer. The electrode layer may include a plurality of electrode portions, including a first electrode portion R, a second electrode portion B, and a third electrode portion G. The first electrode portion R may be used to form a first electrode of a red light-emitting unit; the second electrode portion B may be used to form a first electrode of a blue light-emitting unit; and the third electrode portion G may be used to form a first electrode of a green light-emitting unit. The display panel further includes a pixel definition layer located on the side of the electrode layer away from the substrate, and a pixel opening for forming a light-emitting unit is formed on the pixel definition layer. The orthographic projection of the first electrode portion R on the substrate coincides with the orthographic projection of the corresponding pixel opening on the pixel definition layer on the substrate substrate, the orthographic projection of the third electrode portion G on the substrate coincides with the orthographic projection of the corresponding pixel opening on the substrate substrate, and the orthographic projection of the second electrode portion B on the substrate coincides with the orthographic projection of the corresponding pixel opening on the substrate substrate.

[0132] like Figure 24-27 As shown, the orthographic projection of the break D1 between the first data fan-out line Fa1 and the first analog line Dm1 on the substrate does not overlap with the orthographic projection of the electrode portion on the substrate; the orthographic projection of the break D2 between the second data fan-out line Fa2 and the second analog line Dm2 on the substrate does not overlap with the orthographic projection of the electrode portion on the substrate. This arrangement can improve the flatness of the electrode portion, and a light-emitting material layer with higher flatness can be formed on the electrode portion with higher flatness, so that this arrangement improves the uniformity of display of the display panel.

[0133] In this exemplary embodiment, the first real hole contact portion Htr1 and the second real hole contact portion Htr2 are connected through a via hole, and the second real hole contact portion Htr2 will have a depression facing the substrate at the via hole position, and the second real hole contact portion Htr2 will have a strong reflection phenomenon at the depression position. However, since the first virtual hole contact portion Htd1 and the second virtual hole contact portion Htd2 are not connected, the second virtual hole contact portion Htd2 is relatively flat, and the reflection of the second virtual hole contact portion Htd2 is weak. The inconsistent reflection ability of the second virtual hole contact portion Htd2 and the second real hole contact portion Htr2 can easily cause a dark shadow to appear when the display panel is in the off state.

[0134] like Fig.28 As shown, Figure 3A partial cross-sectional view of the display panel along the dotted line CC is shown. The first signal line is located at the first source-drain layer, and the second signal line is located at the second source-drain layer. The display panel may also include a passivation layer 97 and a first flat layer 98 located on one side of the base substrate 90, and the passivation layer 97 is located between the first source-drain layer and the second source-drain layer. The first flat layer 98 is located between the passivation layer 97 and the second source-drain layer. The thickness of the first flat layer 98 is much greater than the thickness of the passivation layer 97. In this exemplary embodiment, the recessed depth of the second real hole contact Htr2 at the via position can be reduced by reducing the thickness of the passivation layer 97 and / or the first flat layer 98, thereby improving the above-mentioned shadow problem. In this exemplary embodiment, the thickness of the first flat layer 98 may be less than or equal to 1.6um, for example, the thickness of the first flat layer 98 may be 1.2um, 1.3um, 1.4um, 1.5um, or 1.6um; the thickness of the passivation layer 97 may be 1000 angstroms to 5000 angstroms, for example, the thickness of the passivation layer 97 may be 1000 angstroms, 2000 angstroms, 3000 angstroms, 4000 angstroms, or 5000 angstroms.

[0135] like Fig.29 FIG. 1 is a schematic diagram of another exemplary embodiment of a display panel of the present disclosure. In the display panel, only a first planar layer 98 may be disposed between the first source-drain layer and the second source-drain layer, and this arrangement may also reduce the depression depth of the second real hole contact portion Htr2 at the via hole position, thereby improving the above-mentioned dark shadow problem.

[0136] like Fig.30 , which is a schematic diagram of the structure of another exemplary embodiment of the display panel of the present disclosure. In this exemplary embodiment, a first opening H3 is formed on the first flat layer 98, and the orthographic projection of the first opening H3 on the base substrate overlaps at least partially with the orthographic projection of the second virtual hole contact portion Htd2 on the base substrate. This arrangement can make the second virtual hole contact portion Htd2 form a groove facing the base substrate 90, thereby improving the uniformity of the reflection of the display area by increasing the reflective ability of the second virtual hole contact portion Htd2. Among them, the first opening H3 can be an opening that penetrates the first flat layer 98, or it can be a blind hole that does not penetrate the first flat layer 98.

[0137] like Fig.31, which is a schematic diagram of the structure of another exemplary embodiment of the display panel of the present disclosure. In this exemplary embodiment, a second opening H2 is formed on the passivation layer 97, and the orthographic projection of the second opening H2 on the base substrate overlaps at least partially with the orthographic projection of the second virtual hole contact portion Htd2 on the base substrate. This arrangement can make the second virtual hole contact portion Htd2 form a groove that is recessed toward the base substrate 90, thereby improving the uniformity of the reflection of the display area by increasing the reflective ability of the second virtual hole contact portion Htd2. Among them, the second opening H2 can be an opening that penetrates the passivation layer 97, or it can be a blind hole that does not penetrate the passivation layer 97.

[0138] In this exemplary embodiment, since the orthographic projections of the first via contact portion Ht1 and the second via contact portion Ht2 on the substrate overlap, the second via contact portion Ht2 has a higher protrusion than other positions. At the same time, since a local area of ​​the second via contact portion Htr2 has a groove, in order to improve the flatness of the electrode portion, such as Fig.24 As shown, in this exemplary embodiment, the orthographic projection of the first via contact portion Ht1 on the base substrate and the orthographic projection of the electrode portion on the base substrate do not overlap; the orthographic projection of the second via contact portion Ht2 on the base substrate and the orthographic projection of the electrode portion on the base substrate do not overlap.

[0139] like Fig.26As shown, in the data line Da located on both sides adjacent to the second signal line V2, the data line Da includes a third extension portion Lt3, a fourth extension portion Lt4, and a fifth extension portion Lt5, and the fourth extension portion Lt4 is connected between the third extension portion Lt3 and the fifth extension portion Lt5. The data line Da located on both sides adjacent to the second signal line V2 refers to a data line without other data lines between the second signal line V2. At least part of the structure of the second via contact portion Ht2 and the fourth extension portion Lt4 are arranged relative to each other in the first direction X, and the size of the orthographic projection of the fourth extension portion Lt4 on the substrate and the orthographic projection of the second extension portion Lt2 on the substrate in the first direction X is larger than the size of the orthographic projection of the third extension portion Lt3 on the substrate and the orthographic projection of the second extension portion Lt2 on the substrate in the first direction X, and the size of the orthographic projection of the fourth extension portion Lt4 on the substrate and the orthographic projection of the second extension portion Lt2 on the substrate in the first direction X is larger than the size of the orthographic projection of the fifth extension portion Lt5 on the substrate and the orthographic projection of the second extension portion Lt2 on the substrate in the first direction X. Among them, the structure A and the structure B are arranged relative to each other in the first direction, which can be understood as that the area covered by the infinite movement of the orthographic projection of the structure A on the substrate in the first direction and the area covered by the infinite movement of the orthographic projection of the structure B on the substrate in the first direction overlap. This arrangement can make the second via contact portion Ht2 have sufficient arrangement space.

[0140] like Figure 24-27 As shown, the size of the orthogonal projection of the break D1 between the first data fan-out line Fa1 and the first simulation line Dm1 on the substrate in the first direction X may be 1.5um-3.5um, for example, the size of the orthogonal projection of the break D1 on the substrate in the first direction X may be 1.5um, 2um, 2.5um, 3um, 3.5um, etc. The size of the orthogonal projection of the break D2 on the substrate between the second data fan-out line Fa2 and the second simulation line Dm2 on the substrate in the second direction Y is 1.5um-3.5um, for example, the size of the orthogonal projection of the break D2 on the substrate in the second direction Y is 1.5um, 2um, 2.5um, 3um, 3.5um, etc. When the size of the orthogonal projection of the break D1 on the substrate in the first direction X and the size of the orthogonal projection of the break D2 on the substrate in the second direction Y are small, the display panel will not have obvious dark shadows.

[0141] In this exemplary embodiment, in the same second signal line, the distance between two adjacent second via contact portions Ht2 in the second direction Y and the orthogonal projection on the substrate substrate is A1, and the size of the orthogonal projection on the substrate substrate of the break D2 between the second data fan-out line Fa2 and the second analog line Dm2 in the second direction Y is A2; A1 / A2 can be greater than or equal to 27 and less than or equal to 68, for example, A1 / A2 can be equal to 27, 28, 29, 35, 40, 54, 50, 55, 60, 65, 66, 67, etc.

[0142] like Fig.32As shown, it is a schematic diagram of the circuit structure of the pixel driving circuit in the display panel of the present disclosure. The pixel driving circuit may include: a driving transistor T3, a first transistor T1, a second transistor T2, a fourth transistor T4, a fifth transistor T5, a sixth transistor T6, a seventh transistor T7, and a capacitor C. Among them, the first electrode of the fourth transistor T4 is connected to the data signal terminal Da, the second electrode of the fourth transistor T4 is connected to the first electrode of the driving transistor T3, and the gate of the fourth transistor T4 is connected to the first gate driving signal terminal G1; the first electrode of the fifth transistor T5 is connected to the first power supply terminal VDD, the second electrode of the fifth transistor T5 is connected to the first electrode of the driving transistor T3, and the gate of the fifth transistor T5 is connected to the enable signal terminal EM; the gate of the driving transistor T3 is connected to the node N; the first electrode of the second transistor T2 is connected to the node N, the second electrode of the second transistor T2 is connected to the second electrode of the driving transistor T3, and the gate of the second transistor T2 is connected to the second gate driving signal terminal G 2; the first electrode of the sixth transistor T6 is connected to the second electrode of the driving transistor T3, the second electrode of the sixth transistor T6 is connected to the second electrode of the seventh transistor T7, the gate of the sixth transistor T6 is connected to the enable signal terminal EM, the first electrode of the seventh transistor T7 is connected to the second initial signal terminal Vinit2, and the gate of the seventh transistor T7 is connected to the second reset signal terminal Re2; the second electrode of the first transistor T1 is connected to the node N, the first electrode of the first transistor T1 is connected to the first initial signal terminal Vinit1, and the gate of the first transistor T1 is connected to the first reset signal terminal Re1; the first electrode of the capacitor C is connected to the node N, and the second electrode of the capacitor C is connected to the first power supply terminal VDD. The pixel driving circuit can be connected to a light-emitting unit OLED, and the pixel driving circuit is used to drive the light-emitting unit OLED to emit light. The first electrode of the light-emitting unit OLED can be connected to the second electrode of the sixth transistor T6, and the second electrode of the light-emitting unit can be connected to the second power supply terminal VSS. The first electrode of the light-emitting unit can be an anode of the light-emitting unit, and the second electrode of the light-emitting unit can be a cathode of the light-emitting unit. Among them, the first transistor T1 and the second transistor T2 can be N-type transistors, for example, the first transistor T1 and the second transistor T2 can be N-type metal oxide transistors, and the N-type transistor has a small leakage current, so that the node N can be prevented from leaking through the first transistor T1 and the second transistor T2 during the light-emitting stage. At the same time, the driving transistor T3, the fourth transistor T4, the fifth transistor T5, the sixth transistor T6, and the seventh transistor T7 can be P-type transistors, for example, the driving transistor T3, the fourth transistor T4, the fifth transistor T5, the sixth transistor T6, and the seventh transistor T7 can be P-type low-temperature polycrystalline silicon transistors, and the P-type transistor has a high carrier mobility, which is conducive to realizing a display panel with high resolution, high response speed, high pixel density, and high aperture ratio. The first initial signal terminal and the second initial signal terminal can output the same or different voltage signals according to actual conditions.

[0143] like Fig.33 As shown, Fig.32 A timing diagram of each node in a driving method of a pixel driving circuit. Among them, G1 represents the timing of the first gate driving signal terminal G1, G2 represents the timing of the second gate driving signal terminal G2, Re1 represents the timing of the first reset signal terminal Re1, Re2 represents the timing of the second reset signal terminal Re2, EM represents the timing of the enable signal terminal EM, and Da represents the timing of the data signal terminal Da. The driving method of the pixel driving circuit may include a reset stage t1, a data writing stage t2, and a light-emitting stage t3. In the reset stage t1: the first reset signal terminal Re1 outputs a high-level signal, the second reset signal terminal Re2 outputs a low-level signal, the first transistor T1 and the seventh transistor T7 are turned on, the first initial signal terminal Vinit1 inputs the first initial signal to the node N, and the second initial signal terminal Vinit2 inputs the second initial signal to the first electrode of the light-emitting unit OLED. In the data writing stage t2: the second gate drive signal terminal G2 outputs a high level signal, the first gate drive signal terminal G1 outputs a low level signal, the fourth transistor T4 and the second transistor T2 are turned on, and the data signal terminal Da outputs a data signal to write a compensation voltage Vdata+Vth to the node N, where Vdata is the voltage of the data signal and Vth is the threshold voltage of the driving transistor T3. In the light emitting stage t3: the enable signal terminal EM outputs a low level signal, the sixth transistor T6 and the fifth transistor T5 are turned on, and the driving transistor T3 drives the light emitting unit to emit light under the action of the compensation voltage Vdata+Vth stored in the capacitor C.

[0144] The output current formula of the driving transistor is as follows:

[0145] I=(μWCox / 2L)(Vgs-Vth) 2

[0146] Where I is the output current of the driving transistor; μ is the carrier mobility; Cox is the gate capacitance per unit area, W is the width of the driving transistor channel, L is the length of the driving transistor channel, Vgs is the gate-source voltage difference of the driving transistor, and Vth is the threshold voltage of the driving transistor. The output current of the driving transistor in the pixel driving circuit of the present disclosure is I = (μWCox / 2L)(Vdata+Vth-Vdd-Vth) 2 The pixel driving circuit can avoid the influence of the driving transistor threshold on its output current. It should be understood that in other exemplary embodiments, the pixel driving circuit can also have other driving methods. For example, the seventh transistor T7 can reset the first electrode of the light-emitting unit during the period between the data writing stage t2 and the light-emitting stage t3.

[0147] In this exemplary embodiment, the display panel may include a base substrate, a shielding layer, a first active layer, a first gate layer, a second gate layer, a second active layer, a third gate layer, a first source-drain layer, a second source-drain layer, and an electrode layer stacked in sequence, wherein an insulating layer may be disposed between the adjacent layers. Figure 34-50 As shown, Fig.34 for Figure 2 Partial map of the sixth area K6 in the middle, Fig.35 for Fig.34 The structural layout of the middle occlusion layer, Fig.36 for Fig.34 The structural layout of the first active layer in Fig.37 for Fig.34 The structural layout of the first gate layer in Fig.38 for Fig.34 The structural layout of the second gate layer in the figure. Fig.39 for Fig.34 The structural layout of the second active layer, Fig.40 for Fig.34 The structural layout of the third gate layer, Fig.41 for Fig.34 The structural layout of the first source and drain layer in the figure. Fig.42 for Fig.34 The structural layout of the second source and drain layer in the figure. Fig.43 for Fig.34 The structural layout of the middle electrode layer, Fig.44 for Fig.34 The structural layout of the middle shielding layer and the first active layer. Fig.45 for Fig.34 The structural layout of the middle shielding layer, the first active layer, and the first gate layer. Fig.46 for Fig.34 The structural layout of the middle shielding layer, the first active layer, the first gate layer, and the second gate layer. Fig.47 for Fig.34 The structural layout of the middle shielding layer, the first active layer, the first gate layer, the second gate layer, and the second active layer, Fig.48 for Fig.34 The structural layout of the middle shielding layer, the first active layer, the first gate layer, the second gate layer, the second active layer, and the third gate layer, Fig.49 for Fig.34 The structural layout of the middle shielding layer, the first active layer, the first gate layer, the second gate layer, the second active layer, the third gate layer, and the first source and drain layer, Fig.50 for Fig.34 The display panel may include a plurality of Fig.32 The pixel driving circuit shown in FIG. Fig.50As shown, the multiple pixel driving circuits may include a first pixel driving circuit P1 and a second pixel driving circuit P2 adjacently distributed in a first direction X, and the first pixel driving circuit P1 and the second pixel driving circuit P2 may be arranged in mirror symmetry with a mirror symmetry plane DD. The mirror symmetry plane DD may be perpendicular to the substrate. And the orthographic projection of the first pixel driving circuit P1 on the substrate and the orthographic projection of the second pixel driving circuit P2 on the substrate may be arranged symmetrically with the intersection of the mirror symmetry plane DD and the substrate as the symmetry axis. The first pixel driving circuit P1 and the second pixel driving circuit P2 may form a sub-repeating unit, and the display panel may include a plurality of sub-repeating units arranged in an array in the first direction X and the second direction Y. Four sub-repeating units arranged in a two-by-two array may form a repeating unit Pc. As shown Figure 51-67 As shown, Fig.51 for Fig.34 The structural layout of a single repeating unit in Fig.52 for Fig.51 The structural layout of the middle occlusion layer, Fig.53 for Fig.51 The structural layout of the first active layer in Fig.54 for Fig.51 The structural layout of the first gate layer in Fig.55 for Fig.51 The structural layout of the second gate layer in the figure. Fig.56 for Fig.51 The structural layout of the second active layer, Fig.57 for Fig.51 The structural layout of the third gate layer, Fig.58 for Fig.51 The structural layout of the first source and drain layer in the figure. Fig.59 for Fig.51 The structural layout of the second source and drain layer in the figure. Fig.60 for Fig.51 The structural layout of the middle electrode layer, Fig.61 for Fig.51 The structural layout of the middle shielding layer and the first active layer. Fig.62 for Fig.51 The structural layout of the middle shielding layer, the first active layer, and the first gate layer. Fig.63 for Fig.51 The structural layout of the middle shielding layer, the first active layer, the first gate layer, and the second gate layer. Fig.64 for Fig.51 The structural layout of the middle shielding layer, the first active layer, the first gate layer, the second gate layer, and the second active layer, Fig.65 for Fig.51 The structural layout of the middle shielding layer, the first active layer, the first gate layer, the second gate layer, the second active layer, and the third gate layer, Fig.66 for Fig.51The structural layout of the middle shielding layer, the first active layer, the first gate layer, the second gate layer, the second active layer, the third gate layer, and the first source and drain layer, Fig.67 for Fig.51 Structural layout of the middle shielding layer, the first active layer, the first gate layer, the second gate layer, the second active layer, the third gate layer, the first source and drain layer, and the second source and drain layer.

[0148] In this exemplary embodiment, the first signal line and the second signal line can be added to the display panel by compressing the repeating unit. A plurality of the repeating units distributed in the first direction X form a repeating unit row, and each of the repeating unit rows is correspondingly provided with a first signal line H1; and a second signal line V2 is correspondingly provided between adjacent repeating units in the first direction X.

[0149] like Fig.34 , 35 As shown in , 44, 51, 52, and 61, the shielding layer may include a plurality of shielding portions 61, and adjacent shielding portions 61 may be connected to each other. Fig.35 As shown, in the adjacent repeating units in the first direction X, the minimum distance between the orthographic projections of adjacent shielding portions 61 on the substrate in the first direction X is L5; in the two sub-repeating units located in the same repeating unit and adjacent in the first direction X, the minimum distance between the orthographic projections of adjacent shielding portions 61 on the substrate in the first direction X is L6. Wherein, L6 is smaller than L5. In the adjacent repeating units in the second direction Y, the minimum distance between the orthographic projections of adjacent shielding portions 61 on the substrate in the second direction Y is L16; in the two sub-repeating units located in the same repeating unit and adjacent in the second direction Y, the minimum distance between the orthographic projections of adjacent shielding portions 61 on the substrate in the second direction Y is L15. Wherein, L15 is smaller than L16. It should be understood that in other exemplary embodiments, the display panel may not include a shielding layer.

[0150] like Fig.34 , 36, 45, 51, 53, 62, the first active layer may include a third active portion 73, a fourth active portion 74, a fifth active portion 75, a sixth active portion 76, and a seventh active portion 77. The third active portion 73 may be used to form a channel region of the driving transistor T3; the fourth active portion 74 may be used to form a channel region of the fourth transistor T4; the fifth active portion 75 may be used to form a channel region of the fifth transistor T5; the sixth active portion 76 may be used to form a channel region of the sixth transistor T6; and the seventh active portion 77 may be used to form a channel region of the seventh transistor T7. The first active layer also includes a ninth active portion 79, a tenth active portion 710, an eleventh active portion 711, a twelfth active portion 712, and a thirteenth active portion 713. The ninth active portion 79 is connected to a side of the fifth active portion 75 away from the third active portion 73, and the ninth active portion 79 is connected between two adjacent fifth active portions 75 in adjacent sub-repeating units in the first direction X. The tenth active portion 710 is connected between the sixth active portion 76 and the seventh active portion 77, the eleventh active portion 711 is connected between the sixth active portion 76 and the third active portion 73, the twelfth active portion 712 is connected to an end of the fourth active portion 74 away from the third active portion 73, and the thirteenth active portion 713 is connected to an end of the seventh active portion 77 away from the sixth active portion 76. The orthographic projection of the shielding portion 61 on the substrate can cover the orthographic projection of the third active portion 73 on the substrate, and the shielding portion 61 can reduce the influence of light on the driving characteristics of the driving transistor T3. Fig.36 As shown, in the adjacent repeating units in the first direction X, the size of the orthogonal projection of the ninth active portion 79 connected between the adjacent fifth active portions 75 on the substrate substrate in the first direction X is L7; in the two sub-repeating units located in the same repeating unit and adjacent in the first direction X, the size of the orthogonal projection of the ninth active portion 79 connected between the adjacent fifth active portions 75 on the substrate substrate in the first direction X is L8, wherein L7 is greater than L8. In the adjacent repeating units in the second direction Y, the minimum distance between the orthogonal projections of the adjacent twelfth active portion 712 and the ninth active portion 79 on the substrate substrate in the second direction Y is L18; in the two sub-repeating units located in the same repeating unit and adjacent in the second direction Y, the minimum distance between the orthogonal projections of the adjacent twelfth active portion 712 and the ninth active portion 79 on the substrate substrate in the second direction Y is L17, wherein L18 is greater than L17. The first active layer may be formed of polysilicon material, and accordingly, the driving transistor T3 , the fourth transistor T4 , the fifth transistor T5 , the sixth transistor T6 , and the seventh transistor T7 may be P-type low-temperature polysilicon thin film transistors.

[0151] like Fig.34 , 37As shown in FIG. 45 , 51 , 54 , and 62 , the first gate layer may include: a first conductive portion 11 , a first gate line G1 , an enable signal line EM, and a second reset signal line Re2 . The first gate line G1 may be used to provide Fig.32 The first gate drive signal terminal; the enable signal line EM can be used to provide Fig.32 The second reset signal line Re2 can be used to provide Fig.32 The second reset signal terminal in. The orthographic projection of the first gate line G1 on the substrate, the orthographic projection of the enable signal line EM on the substrate, and the orthographic projection of the second reset signal line Re2 on the substrate can all extend along the first direction X. The orthographic projection of the first gate line G1 on the substrate covers the orthographic projection of the fourth active portion 74 on the substrate, and a partial structure of the first gate line G1 is used to form the gate of the fourth transistor. The orthographic projection of the enable signal line EM on the substrate covers the orthographic projection of the fifth active portion 75 on the substrate, and the orthographic projection of the sixth active portion 76 on the substrate, and a partial structure of the enable signal line EM can be used to form the gates of the fifth transistor T5 and the sixth transistor T6, respectively. The orthographic projection of the second reset signal line Re2 on the substrate can cover the orthographic projection of the seventh active portion 77 on the substrate, and a partial structure of the second reset signal line Re2 can be used to form the gate of the seventh transistor T7. The orthographic projection of the first conductive portion 11 on the substrate covers the orthographic projection of the third active portion 73 on the substrate, and the first conductive portion 11 can be used to form the gate of the driving transistor T3 and the first electrode of the capacitor C. As Fig.45 , 62 As shown, the first gate line G1 in the pixel driving circuit of this row can be reused as the second reset signal line Re2 in the pixel driving circuit of the next row. The display panel can be driven row by row from top to bottom or row by row from bottom to top. This setting can improve the integration of the pixel driving circuit and reduce the layout area of ​​the pixel driving circuit. The shielding layer can also be connected to a stable power supply terminal, for example, the shielding layer can be connected to Fig.32 The shielding portion 61 can shield the noise influence of other signals on the driving transistor T3. Fig.50 As shown, a plurality of repeating units distributed in a first direction X form a repeating unit row, and the same repeating unit row includes a first pixel driving circuit row Ph1 and a second pixel driving circuit row Ph2, wherein the first pixel driving circuit row Ph1 includes a plurality of pixel driving circuits distributed along the first direction X, and the second pixel driving circuit row Ph2 includes a plurality of pixel driving circuits distributed along the first direction. Fig.37As shown, in the first pixel driving circuit row Ph1, the minimum distance between the orthographic projection of the enable signal line EM on the substrate and the orthographic projection of the second reset signal line Re2 on the substrate in the second direction Y is L3; in the second pixel driving circuit row Ph2, the distance between the orthographic projection of the enable signal line EM on the substrate and the orthographic projection of the second reset signal line Re2 on the substrate in the second direction is L4, wherein L3 is greater than L4. In the adjacent repeating units in the first direction X, the minimum distance between the orthographic projections of adjacent first conductive portions 11 on the substrate in the first direction X is L19; in the two sub-repeating units located in the same repeating unit and adjacent in the first direction X, the minimum distance between the orthographic projections of adjacent first conductive portions 11 on the substrate in the first direction X is L20. wherein L20 is less than L19. In addition, the display panel can use the first gate layer as a mask to conduct the first active layer, that is, the area of ​​the first active layer covered by the first gate layer can form the channel region of the transistor, and the area of ​​the first active layer not covered by the first gate layer forms a conductor structure.

[0152] like Fig.34 , 38 As shown in , 46, 51, 55, and 63, the second gate layer may include: a first initial signal line Vinit1, a third reset signal line 2Re1, a third gate line 2G2, and a plurality of second conductive parts 22. The first initial signal line Vinit1 is used to provide Fig.32 The first initial signal terminal, the third reset signal line 2Re1 can be used to provide Fig.32 The first reset signal terminal in the third gate line 2G2 can be used to provide Fig.32 The orthographic projection of the first initial signal line Vinit1 on the substrate, the orthographic projection of the third reset signal line 2Re1 on the substrate, and the orthographic projection of the third gate line 2G2 on the substrate can all extend along the first direction X. Fig.38 , 55 As shown, the second gate layer may further include a plurality of connecting portions 23. In adjacent sub-repeating units in the first direction X, the connecting portion 23 is connected between two adjacent second conductive portions 22 in the first direction X. Fig.38As shown, in the adjacent repeating units in the first direction X, the size of the orthogonal projection of the connecting portion 23 connected between the adjacent second conductive portions 22 on the substrate substrate in the first direction X is L10; in the two sub-repeating units located in the same repeating unit and adjacent in the first direction X, the size of the orthogonal projection of the connecting portion 23 connected between the adjacent second conductive portions 22 on the substrate substrate in the first direction X is L9, and L10 is greater than L9. In the adjacent repeating units in the second direction Y, the size of the orthogonal projection of the adjacent second conductive portions and the first initial signal line Vinit1 on the substrate substrate in the first direction X is L22; in the two sub-repeating units located in the same repeating unit and adjacent in the second direction Y, the size of the orthogonal projection of the adjacent second conductive portions and the first initial signal line Vinit1 on the substrate substrate in the first direction X is L21, and L22 is greater than L21. In addition, in other exemplary embodiments, in the same repeating unit, adjacent second conductive portions 22 may also be connected.

[0153] like Fig.34 , 39 , 47, 51, 56, and 64, the second active layer may include an active portion 8, and the active portion 8 may include: a first active portion 81, a second active portion 82, a fourteenth active portion 814, a fifteenth active portion 815, and a sixteenth active portion 816. The first active portion 81 is used to form a channel region of the first transistor T1, and the second active portion 82 is used to form a channel region of the second transistor T2. The fifteenth active portion 815 is connected between the first active portion 81 and the second active portion 82. The fourteenth active portion 814 is connected to an end of the first active portion 81 away from the second active portion 82, and the sixteenth active portion 816 is connected to an end of the second active portion 82 away from the first active portion 81. Fig.39As shown, in the repeating units adjacent in the first direction X, the minimum distance between the orthogonal projections of the active parts 8 adjacent in the first direction X on the substrate substrate in the first direction X is L11; in the two sub-repeating units located in the same repeating unit and adjacent in the first direction X, the minimum distance between the orthogonal projections of the active parts 8 adjacent in the first direction X on the substrate substrate in the first direction X is L12, and L11 is greater than L12. In the repeating units adjacent in the second direction Y, the minimum distance between the orthogonal projections of the active parts 8 adjacent in the second direction Y on the substrate substrate in the second direction Y is L24; in the two sub-repeating units located in the same repeating unit and adjacent in the second direction Y, the minimum distance between the orthogonal projections of the active parts 8 adjacent in the second direction Y on the substrate substrate in the second direction Y is L23, and L24 is greater than L23. Wherein, the second active layer can be formed of indium gallium zinc oxide, and accordingly, the first transistor T1 and the second transistor T2 can be N-type metal oxide thin film transistors. The orthographic projection of the third gate line 2G2 on the substrate can cover the orthographic projection of the second active portion 82 on the substrate, and a partial structure of the third gate line 2G2 can be used to form the bottom gate of the second transistor T2. The orthographic projection of the third reset signal line 2Re1 on the substrate can cover the orthographic projection of the first active portion 81 on the substrate, and a partial structure of the third reset signal line 2Re1 can be used to form the bottom gate of the first transistor T1.

[0154] like Fig.34 , 40 As shown in , 48, 51, 57, and 65, the third gate layer may include a first reset signal line 3Re1 and a second gate line 3G2. The orthographic projection of the first reset signal line 3Re1 on the substrate and the orthographic projection of the second gate line 3G2 on the substrate may extend along the first direction X. The first reset signal line 3Re1 may be used to provide Fig.32 The first reset signal end of the first reset signal line 3Re1, the positive projection of the first reset signal line 3Re1 on the substrate can cover the positive projection of the first active portion 81 on the substrate, and the partial structure of the first reset signal line 3Re1 can be used to form the top gate of the first transistor T1. At the same time, the first reset signal line 3Re1 can be connected to the third reset signal line 2Re1 through a via located in the frame area of ​​the display panel. The second gate line 3G2 can be used to provide Fig.32 The second gate driving signal terminal in the display panel, the positive projection of the second gate line 3G2 on the substrate can cover the positive projection of the second active portion 82 on the substrate, and the partial structure of the second gate line 3G2 can be used to form the top gate of the second transistor T2. At the same time, the second gate line 3G2 can be connected to the third gate line 2G2 through a via located in the frame area of ​​the display panel. Fig.40As shown, in the repeating units adjacent in the second direction Y, the minimum distance between the orthographic projections of the adjacent second gate lines 3G2 and the first reset signal line 3Re1 on the substrate in the second direction Y is L14, and in the sub-repeating units located in the same repeating unit and adjacent in the second direction Y, the minimum distance between the orthographic projections of the adjacent second gate lines 3G2 and the first reset signal line 3Re1 on the substrate in the second direction Y is L13, and L14 is greater than L13. In addition, the display panel can use the third gate layer as a mask to perform conductor processing on the second active layer, that is, the area of ​​the second active layer covered by the third gate layer can form a channel region of the transistor, and the area of ​​the second active layer not covered by the third gate layer forms a conductor structure.

[0155] like Fig.34 , 41 , 49, 51, 58, 66, the first source-drain layer may include: the above-mentioned first signal line H1, the second initial signal line Vinit2, the first bridge portion 41, the second bridge portion 42, the third bridge portion 43, the fourth bridge portion 44, the fifth bridge portion 45, and the sixth bridge portion 46. Among them, the first bridge portion 41 is connected to the connecting portion 23 and the ninth active portion 79 through vias to connect the first electrode of the fifth transistor and the second electrode of the capacitor C. Adjacent sub-repeating units in the first direction X share the same first bridge portion 41. The second bridge portion 42 can be connected to the tenth active portion 710 through a via to connect the second electrode of the sixth transistor T6 and the second electrode of the seventh transistor T7. The third bridge portion 43 can be connected to the eleventh active portion 711 and the sixteenth active portion 816 through vias to connect the second electrode of the second transistor T2, the first electrode of the sixth transistor T6, and the second electrode of the driving transistor T3. The fourth bridge portion 44 can be connected to the fifteenth active portion 815 and the first conductive portion 11 through vias, respectively, so as to connect the first electrode of the second transistor T2 and the gate of the driving transistor. An opening 221 is formed on the second conductive portion 22, and the orthographic projection of the via connected between the first conductive portion 11 and the fourth bridge portion 44 on the substrate is located within the orthographic projection of the opening 221 on the substrate, so that the via and the second conductive portion 22 are insulated from each other. The fifth bridge portion 45 can be connected to the twelfth active portion 712 through a via to connect the first electrode of the fourth transistor. The sixth bridge portion 46 can be connected to the fourteenth active portion 814 and the first initial signal line Vinit1 through vias, respectively, to connect the first electrode of the first transistor and the first initial signal terminal. Among them, in the same repeating unit, two adjacent pixel driving circuits can share the same sixth bridge portion 46. The second initial signal line Vinit2 can be used to provide Fig.32The second initial signal end of the seventh transistor is connected to the second initial signal line Vinit2 by a positive projection on the substrate substrate, and the positive projection of the second initial signal line Vinit2 on the substrate substrate can extend along the first direction X. The second initial signal line Vinit2 can be connected to the thirteenth active part 713 through a via hole to connect the first electrode and the second initial signal end of the seventh transistor. The plurality of the repeating units distributed in the first direction X form a repeating unit row, and each of the repeating unit rows is correspondingly provided with a first signal line H1, and the positive projection of the first signal line H1 on the substrate substrate is located between the positive projection of the enable signal line EM in the first pixel driving circuit row Ph1 on the substrate substrate and the positive projection of the second reset signal line Re2 in the first pixel driving circuit row Ph1 on the substrate substrate. The positive projection of the first signal line H1 on the substrate substrate does not overlap with the positive projection of the first gate layer and the third gate layer on the substrate substrate, and the positive projection of the first signal line H1 on the substrate substrate only overlaps with the positive projection of the first initial signal line located in the second gate layer and the first active layer on the substrate substrate. This setting can reduce the parasitic capacitance of the first signal line and reduce the coupling effect between the first signal line and other signal lines. In the adjacent repeating unit columns in the first direction X, the maximum size of the orthogonal projection of the first bridge portion 41 shared by adjacent sub-repeating units on the substrate substrate in the first direction X is L15; in the same repeating unit, the maximum size of the orthogonal projection of the first bridge portion 41 shared by adjacent sub-repeating units in the first direction X on the substrate substrate in the first direction X is L16, and L15 is greater than L16. The maximum distance between the orthogonal projection of the first bridge portion 41 on the substrate substrate in the first pixel driving circuit row Ph1 and the orthogonal projection of the second initial signal line Vinit2 on the substrate substrate in the second direction Y is L26, and the maximum distance between the orthogonal projection of the first bridge portion 41 on the substrate substrate and the orthogonal projection of the second initial signal line Vinit2 on the substrate substrate in the second pixel driving circuit row Ph2 is L25, and L26 is greater than L25.

[0156] like Fig.34 , 42 As shown in , 50, 51, 59, and 67, the second source-drain layer may include: the above-mentioned second signal line V2, a plurality of power lines VDD, a plurality of data lines Da, and a seventh bridge portion 57. Among them, one second signal line V2 is correspondingly arranged between adjacent repeating units in the first direction X. The orthographic projection of the power line VDD on the substrate and the orthographic projection of the data line Da on the substrate may extend along the second direction Y. The power line VDD may be used to provide Fig.32 The first power supply terminal in the data line Da can be used to provide Fig.32A data signal terminal in. Each column of pixel driving circuits may be provided with a corresponding power line VDD, and the power line VDD may be connected to the first bridge portion 41 through a via to connect the first electrode of the fifth transistor and the first power terminal. The data line Da may be connected to the fifth bridge portion 45 through a via to connect the first electrode of the fourth transistor and the data signal terminal. The seventh bridge portion 57 may be connected to the second bridge portion 42 through a via to connect the second electrode of the seventh transistor. In the same sub-repeating unit, adjacent power lines VDD are connected to each other, so that the power line VDD and the second conductive portion 22 may form a grid structure, and the power lines of the grid structure may reduce the voltage drop of the power signal thereon.

[0157] like Fig.34 , 42 , 50, 51, 59, and 67, the power line VDD may include a first power line segment VDD1, a second power line segment VDD2, and a third power line segment VDD3, the second power line segment VDD2 is connected between the first power line segment VDD1 and the third power line segment VDD3, the size of the orthogonal projection of the second power line segment VDD2 on the substrate in the first direction X may be larger than the size of the orthogonal projection of the first power line segment VDD1 on the substrate in the first direction X, and the size of the orthogonal projection of the second power line segment VDD2 on the substrate in the first direction X may be larger than the size of the orthogonal projection of the third power line segment VDD3 on the substrate in the first direction X. In addition, the orthogonal projection of the second power line segment VDD2 on the substrate may also cover the orthogonal projection of the first active portion 81 on the substrate and the orthogonal projection of the second active portion 82 on the substrate, and the second power line segment VDD2 may reduce the influence of light on the characteristics of the first transistor T1 and the second transistor T2. In addition, the orthographic projection of the power line VDD on the substrate can also at least partially overlap with the orthographic projection of the fourth bridge portion 44 on the substrate, and the power line VDD can be used to shield the noise interference of other signals on the fourth bridge portion 44, thereby improving the stability of the gate voltage of the driving transistor T3. Fig.42 As shown, in the adjacent columns of repeating units in the first direction X, the minimum distance between the orthographic projections of two adjacent data lines Da on the substrate in the first direction X is L1; in the two sub-repeating units located in the same repeating unit and adjacent in the first direction X, the distance between the orthographic projections of two adjacent data lines Da on the substrate in the first direction X is L2, wherein L1 is greater than L2.

[0158] like Fig.34 , 43As shown in , 51, and 60, the pixel electrode layer may include a plurality of electrode portions: a first electrode portion R, a second electrode portion B, and a third electrode portion G. In the same electrode row, the first electrode portion R, the third electrode portion G, the second electrode portion B, and the third electrode portion G are alternately distributed in sequence in the first direction X. The plurality of electrode portions form a plurality of electrode columns, and the plurality of electrode columns include a first electrode column ROW1, a second electrode column ROW2, a third electrode column ROW3, ​​and a fourth electrode column ROW4 that are adjacent to each other in sequence. The first electrode column ROW1 includes a first electrode portion R and a second electrode portion B that are alternately distributed in sequence in the second direction Y; the second electrode column ROW2 includes a plurality of third electrode portions G that are distributed in the second direction Y; the third electrode column ROW3 includes a second electrode portion B and a first electrode portion R that are alternately distributed in sequence in the second direction Y; and the fourth electrode column ROW4 includes a plurality of third electrode portions G that are distributed in the second direction Y. The minimum distance S5 of the orthogonal projections of two third electrode portions G located in adjacent electrode rows of the same electrode column on the substrate in the second direction Y is greater than the dimension S6 of the orthogonal projection of the first electrode portion R on the substrate in the second direction Y, or greater than the dimension S7 of the orthogonal projection of the second electrode portion B on the substrate in the second direction Y. Among them, the orthogonal projection of the first electrode portion R on the substrate coincides with the orthogonal projection of the corresponding pixel opening on the pixel definition layer on the substrate, the orthogonal projection of the third electrode portion G on the substrate coincides with the orthogonal projection of the corresponding pixel opening on the pixel definition layer on the substrate, and the orthogonal projection of the second electrode portion B on the substrate coincides with the orthogonal projection of the corresponding opening on the pixel definition layer on the substrate. In the same repeating unit, two second power line segments VDD2 in adjacent power lines VDD are connected.

[0159] like Fig.34 As shown, in two adjacent sub-repeating units in the first direction, the orthographic projections of two adjacent data lines Da on the base substrate intersect with the orthographic projection of the same third electrode portion G on the base substrate, and are located on both sides of the orthographic projection of the second signal line V2 on the base substrate. The orthographic projection of the second signal line V2 on the base substrate intersects with the third electrode portion. This arrangement can improve the flatness of the electrode portion, thereby improving the uniformity of display of the display panel.

[0160] It should be noted that if Fig.34 , 49As shown in , 50, 51, 66, and 67, the black squares drawn on the side of the first source and drain layer away from the substrate substrate indicate that the first source and drain layer is connected to the via holes of other layers facing the substrate substrate side; the black squares drawn on the side of the second source and drain layer away from the substrate substrate indicate that the second source and drain layer is connected to the via holes of other layers facing the substrate substrate side; the black squares drawn on the side of the electrode layer away from the substrate substrate indicate that the electrode layer is connected to the via holes of other layers facing the substrate substrate side. The black squares only indicate the positions of the via holes, and different via holes represented by black squares at different positions can pass through different insulating layers.

[0161] In this exemplary embodiment, one second signal line V2 is correspondingly arranged between two adjacent repeating unit columns in the first direction, and one first signal line H1 is correspondingly arranged in the same repeating unit row. In this exemplary embodiment, the repeating unit includes two rows and two columns of sub-repeating units. It should be understood that in other exemplary embodiments, the repeating unit may also include sub-repeating units with other numbers of rows and columns.

[0162] like Fig.68 As shown, Fig.51The display panel is shown in a partial cross-sectional view taken along the dotted line EE. The display panel may further include a first insulating layer 91, a second insulating layer 92, a third insulating layer 93, a fourth insulating layer 94, a fifth insulating layer 95, a first dielectric layer 96, a passivation layer 97, a first flat layer 98, and a second flat layer 99, wherein the substrate 90, the shielding layer, the first insulating layer 91, the first active layer, the second insulating layer 92, the first gate layer, the third insulating layer 93, the second gate layer, the fourth insulating layer 94, the second active layer, the fifth insulating layer 95, the third gate layer, the first dielectric layer 96, the first source-drain layer, the passivation layer 97, the first flat layer 98, the second source-drain layer, and the second flat layer 99 are sequentially stacked. The first insulating layer 91, the second insulating layer 92, the third insulating layer 93, the fourth insulating layer 94, and the fifth insulating layer 95 may be a single-layer structure or a multi-layer structure, and the materials of the first insulating layer 91, the second insulating layer 92, the third insulating layer 93, the fourth insulating layer 94, and the fifth insulating layer 95 may be at least one of silicon nitride, silicon oxide, and silicon oxynitride; the first dielectric layer 96 may be a silicon nitride layer; the materials of the first flat layer 98 and the second flat layer 99 may be organic materials, such as polyimide (PI), polyethylene terephthalate (PET), polyethylene naphthalate (PEN), silicon-glass bonding structure (SOG) and the like. The passivation layer 97 may be a silicon oxide layer. The substrate 90 may include a glass substrate, a barrier layer, and a polyimide layer stacked in sequence, and the barrier layer may be an inorganic material. The materials of the first gate layer, the second gate layer, and the third gate layer may be one of molybdenum, aluminum, copper, titanium, and niobium, or an alloy, or a molybdenum / titanium alloy or a stacked conductive layer. The materials of the first source-drain layer and the second source-drain layer may include metal materials, for example, one of molybdenum, aluminum, copper, titanium, niobium or alloys, or molybdenum / titanium alloys or stacks, or conductive layers such as titanium / aluminum / titanium stacks. The square resistance of any one of the first source-drain layer and the second source-drain layer may be smaller than the square resistance of any one of the first gate layer, the second gate layer, and the third gate layer. Thus, in this exemplary embodiment, the first data fan-out line and the second data fan-out line have a smaller resistance.

[0163] It should be noted that the proportions of the drawings in the present disclosure can be used as a reference in the actual process, but are not limited to this. For example, the width-to-length ratio of the channel, the thickness and spacing of each film layer, and the width and spacing of each signal line can be adjusted according to actual needs. The number of pixels in the display substrate and the number of sub-pixels in each pixel are not limited to the numbers shown in the figure. The drawings described in the present disclosure are only structural schematic diagrams. In addition, qualifiers such as first and second are only used to limit different structural names, and they do not have a specific order of meaning. The same structural layer can be formed by the same composition process. In this exemplary embodiment, the orthographic projection of a certain structure on the substrate substrate extends in a certain direction, which can be understood as the orthographic projection of the structure on the substrate substrate extending in a straight line or bending along this direction.

[0164] In this exemplary embodiment, the display panel may be a flexible display panel or a non-flexible display panel.

[0165] This exemplary embodiment also provides a display device, which includes the above-mentioned display panel. The display device can be a display device such as a mobile phone, a tablet computer, a television, etc.

[0166] Those skilled in the art will readily appreciate other embodiments of the present disclosure after considering the specification and practicing what is disclosed herein. This application is intended to cover any variations, uses, or adaptations of the present disclosure that follow the general principles of the present disclosure and include common knowledge or customary technical means in the art that are not disclosed in the present disclosure. The specification and embodiments are to be considered merely as exemplary, and the true scope and spirit of the present disclosure are indicated by the claims.

[0167] It should be understood that the present disclosure is not limited to the exact structures that have been described above and shown in the drawings, and that various modifications and changes may be made without departing from the scope thereof. The scope of the present disclosure is limited only by the appended claims.

Claims

1. A display panel, wherein: The display panel includes a display area and a fan-out area located in the display area, and the display panel further includes: substrate substrate; A plurality of data lines are located in the display area, wherein the orthographic projections of the data lines on the base substrate are spaced apart along a first direction and extend along a second direction, and the first direction and the second direction intersect; A plurality of first data fan-out lines are located in the fan-out area, the orthographic projections of the first data fan-out lines on the substrate are spaced apart along the second direction and extend along the first direction, the first data fan-out lines are arranged corresponding to the data lines, and the first data fan-out lines are connected to the corresponding data lines; a plurality of second data fan-out lines, located in the fan-out area, wherein the orthographic projections of the second data fan-out lines on the substrate are spaced apart along the first direction and extend along the second direction, wherein the second data fan-out lines are arranged corresponding to the first data fan-out lines, and the second data fan-out lines are connected to the first data fan-out lines corresponding thereto; The display panel further includes: A plurality of first signal lines, located in the display area, wherein the orthographic projections of the first signal lines on the substrate extend along the first direction and are spaced apart along the second direction, wherein the plurality of first signal lines include first sub-signal lines, and at least a portion of the structure of the first sub-signal lines is used to form the first data fan-out lines; a plurality of second signal lines, located in the display area and located in a different conductive layer from the first signal lines, wherein the orthographic projections of the second signal lines on the base substrate extend along the second direction and are spaced apart along the first direction, wherein the plurality of second signal lines include second sub-signal lines, and at least a portion of the structure of the second sub-signal lines is used to form the second data fan-out lines; The minimum distance between the orthographic projections of two adjacent first signal lines on the substrate in the second direction is S1, and the maximum distance between the orthographic projections of two adjacent first signal lines on the substrate in the second direction is S2, wherein (S2-S1) / S1 is greater than or equal to 0 and less than or equal to 0.2; And / or, the minimum distance between the orthographic projections of two adjacent second signal lines on the substrate in the first direction is S3, and the maximum distance between the orthographic projections of two adjacent second signal lines on the substrate in the first direction is S4, wherein (S4-S3) / S3 is greater than or equal to 0 and less than or equal to 0.

2.

2. The display panel according to claim 1, wherein: The first sub-signal line further includes a first analog line spaced apart from the first data fan-out line, and the second sub-signal line further includes a second analog line spaced apart from the second data fan-out line; The fan-out area includes a first fan-out area and a second fan-out area, the first data fan-out line is located in the first fan-out area, and the second data fan-out line is located in the second fan-out area; The plurality of first signal lines further include a third analog line, and the third analog line is located in a display area outside the first fan-out area; The plurality of second signal lines further include a fourth analog line, and the fourth analog line is located in a display area outside the second fan-out area.

3. The display panel according to claim 2, wherein: The display panel further comprises a pixel driving circuit and a light emitting unit, wherein the pixel driving circuit is connected to a first electrode of the light emitting unit; The display panel further includes: A common electrode layer, the common electrode layer is used to form a second electrode of the light-emitting unit; The first analog line, the second analog line, the third analog line, and the fourth analog line are connected to the common electrode layer.

4. The display panel according to claim 2, wherein: The first simulation line is connected to a fourth simulation line intersecting with its orthographic projection on the substrate through a via hole; The third simulation line is connected to the second simulation line and the fourth simulation line intersecting with its orthographic projection on the substrate through a via hole.

5. The display panel according to claim 3, wherein: The display panel further comprises a frame area located around the display area, the frame area comprises a first frame area and a second frame area arranged opposite to each other, and the fan-out area is located at a side close to the second frame area; The display panel further includes: An electrode ring, the electrode ring is located in the border area and connected to the common electrode layer, and at least a portion of the electrode ring located in the first border area is connected to the second analog line and the fourth analog line; A power circuit is bound to the second border area, the power circuit is connected to at least a portion of the structure of the electrode ring located in the second border area, and the power circuit is used to provide a power signal to the electrode ring.

6. The display panel according to claim 2, wherein: The first fan-out area includes a first sub-fan-out area and a second sub-fan-out area, and the first sub-fan-out area and the second sub-fan-out area are located on both sides of the second fan-out area in the first direction; The plurality of second signal lines also include at least one fifth analog line, a partial structure of the fifth analog line is located in the second fan-out area, and the fifth analog line is respectively connected to the first analog line and the third analog line intersecting with its orthographic projection on the substrate through vias.

7. The display panel according to claim 1, wherein: A plurality of the first signal lines are located in the same conductive layer, and a plurality of the second signal lines are located in the same conductive layer; The conductive layer where the second signal line is located is located on a side of the conductive layer where the first signal line is located away from the base substrate.

8. The display panel according to claim 7, wherein: The display panel further includes: A first source-drain layer, located at one side of the substrate, wherein the first source-drain layer includes the first signal line; A second source-drain layer, located on a side of the first source-drain layer away from the base substrate, the second source-drain layer comprising the second signal line and the data line; The orthographic projection of the second signal line on the base substrate is located between the orthographic projections of two adjacent data lines on the base substrate.

9. The display panel according to claim 1, wherein: The first signal line comprises a plurality of first via contact portions and a first extension portion, wherein the orthographic projections of the plurality of first via contact portions on the substrate are spaced apart along the first direction, the first extension portion is connected to the first via contact portion, and the size of the orthographic projection of the first via contact portion on the substrate in the second direction is greater than the size of the orthographic projection of the first extension portion on the substrate in the second direction; The second signal line comprises a plurality of second via contact portions and a second extension portion, wherein the orthographic projections of the plurality of second via contact portions on the base substrate are spaced apart along the second direction, the second extension portion is connected to the second via contact portion, and the size of the orthographic projection of the second via contact portion on the base substrate in the first direction is larger than the size of the orthographic projection of the second extension portion on the base substrate in the first direction; Among them, the first via contact portion and the second via contact portion are arranged correspondingly, the orthographic projection of the first via contact portion on the base substrate and the orthographic projection of the corresponding second via contact portion on the base substrate at least partially overlap, and at least part of the first via contact portion is connected to the corresponding second via contact portion through a via.

10. The display panel according to claim 9, wherein: The minimum distance between the orthographic projections of adjacent first via contact portions on the substrate in the first direction is S5, and the maximum distance between the orthographic projections of adjacent first via contact portions on the substrate in the first direction is S6, wherein (S6-S5) / S5 is greater than or equal to 0 and less than or equal to 0.2; And / or, the minimum distance between the orthographic projections of adjacent second via contact portions on the substrate in the second direction is S7, and the maximum distance between the orthographic projections of adjacent second via contact portions on the substrate in the second direction is S8, wherein (S8-S7) / S7 is greater than or equal to 0 and less than or equal to 0.

2.

11. The display panel according to claim 9, wherein: The first plurality of via contact portions include a first solid hole contact portion, and the second plurality of via contact portions include a second solid hole contact portion and a second virtual hole contact portion; The first real hole contact portion and the corresponding second real hole contact portion are connected through a via hole, and the second virtual hole contact portion and the first signal line intersecting with the orthographic projection of the second virtual hole contact portion on the base substrate are insulated.

12. The display panel according to claim 11, wherein: The plurality of first via contact portions further include a first dummy hole contact portion, and the first dummy hole contact portion and the corresponding second dummy hole contact portion are insulated from each other.

13. The display panel according to claim 8, wherein: The display panel comprises: The first planar layer is located between the first source-drain layer and the second source-drain layer, and the thickness of the first planar layer is less than or equal to 1.6 um.

14. The display panel according to claim 11, wherein: The display panel further includes: A passivation layer, located between the conductive layer where the first signal line is located and the conductive layer where the second signal line is located; A first planar layer, located between the passivation layer and the conductive layer where the second signal line is located; A first opening is formed on the first flat layer, and an orthographic projection of the first opening on the base substrate at least partially overlaps with an orthographic projection of the second virtual hole contact portion on the base substrate.

15. The display panel according to claim 11, wherein: The display panel further includes: A passivation layer, located between the conductive layer where the first signal line is located and the conductive layer where the second signal line is located; A first planar layer, located between the passivation layer and the conductive layer where the second signal line is located; A second opening is formed on the passivation layer, and an orthographic projection of the second opening on the base substrate at least partially overlaps with an orthographic projection of the second virtual hole contact portion on the base substrate.

16. The display panel according to claim 2, wherein: The size of the orthographic projection of the break between the first data fan-out line and the first analog line on the substrate in the first direction is 1.5um-3.5um; And / or, a size of an orthographic projection of a break between the second data fan-out line and the second analog line on the substrate in the second direction is 1.5 um-3.5 um.

17. The display panel according to claim 9, wherein: The data line whose orthographic projection on the base substrate is located on two adjacent sides of the second signal line comprises a third extension portion, a fourth extension portion, and a fifth extension portion, and the fourth extension portion is connected between the third extension portion and the fifth extension portion; At least part of the structure of the second via contact portion and the fourth extension portion are arranged relative to each other in the first direction, and the distance between the orthographic projection of the fourth extension portion on the substrate and the orthographic projection of the second extension portion on the substrate in the first direction is greater than the distance between the orthographic projection of the third extension portion on the substrate and the orthographic projection of the second extension portion on the substrate in the first direction, and the distance between the orthographic projection of the fourth extension portion on the substrate and the orthographic projection of the second extension portion on the substrate in the first direction is greater than the distance between the orthographic projection of the fifth extension portion on the substrate and the orthographic projection of the second extension portion on the substrate in the first direction.

18. The display panel according to claim 2, wherein: The display panel further includes a pixel driving circuit and a light emitting unit, wherein the pixel driving circuit is connected to a first electrode of the light emitting unit, and the display panel further includes: An electrode layer, located on one side of the base substrate, the electrode layer comprising a plurality of electrode portions, the electrode portions being used to form a first electrode of the light emitting unit; The orthographic projection of the break between the first data fan-out line and the first analog line on the base substrate does not overlap with the orthographic projection of the electrode portion on the base substrate; And / or, an orthographic projection of a break between the second data fan-out line and the second analog line on the base substrate does not overlap with an orthographic projection of the electrode portion on the base substrate.

19. The display panel according to claim 9, wherein: The display panel further includes a pixel driving circuit and a light emitting unit, wherein the pixel driving circuit is connected to a first electrode of the light emitting unit, and the display panel further includes: An electrode layer, located on one side of the base substrate, the electrode layer comprising a plurality of electrode portions, the electrode portions being used to form a first electrode of the light emitting unit; The orthographic projection of the first via contact portion on the base substrate and the orthographic projection of the electrode portion on the base substrate do not overlap; An orthographic projection of the second via contact portion on the base substrate does not overlap with an orthographic projection of the electrode portion on the base substrate.

20. The display panel according to claim 1, wherein: The display panel further comprises a plurality of pixel driving circuits and a plurality of light emitting units, wherein the plurality of pixel driving circuits are distributed in an array along the first direction and the second direction, and the pixel driving circuits are connected to the first electrodes of the light emitting units; The pixel driving circuit includes a driving transistor, a sixth transistor, and a seventh transistor, wherein a first electrode of the sixth transistor is connected to a second electrode of the driving transistor, a second electrode of the sixth transistor is connected to a first electrode of the light-emitting unit, a first electrode of the seventh transistor is connected to a second initial signal line, and a second electrode of the seventh transistor is connected to the first electrode of the light-emitting unit; The display panel further includes: a first active layer, located on one side of the base substrate, the first active layer comprising a sixth active portion and a seventh active portion, the sixth active portion being used to form a channel region of the sixth transistor, and the seventh active portion being used to form a channel region of the seventh transistor; a first gate layer, located on a side of the first active layer away from the base substrate, the first gate layer comprising an enable signal line and a second reset signal line, the orthographic projection of the enable signal line on the base substrate extending along the first direction and covering the orthographic projection of the sixth active portion on the base substrate, and the orthographic projection of the second reset signal line on the base substrate extending along the first direction and covering the orthographic projection of the seventh active portion on the base substrate; The first direction is a row direction, and the orthographic projection of the first signal line on the substrate is located between the orthographic projection of the enable signal line on the substrate and the orthographic projection of the second reset signal line on the substrate in the same row of pixel driving circuits.

21. The display panel according to claim 9, wherein: The display panel further comprises a plurality of pixel driving circuits and a plurality of light emitting units, wherein the plurality of pixel driving circuits are distributed in an array along the first direction and the second direction, and the pixel driving circuits are connected to the first electrodes of the light emitting units; The pixel driving circuit includes a driving transistor, a sixth transistor, and a first transistor, wherein a first electrode of the sixth transistor is connected to a second electrode of the driving transistor, a second electrode of the sixth transistor is connected to a first electrode of the light-emitting unit, a first electrode of the first transistor is connected to a first initial signal line, and a second electrode of the first transistor is connected to a gate of the driving transistor; The display panel further includes: A first gate layer, located at one side of the base substrate, the first gate layer comprising an enable signal line, a partial structure of the enable signal line being used to form a gate of the sixth transistor; A second gate layer, located on a side of the first gate layer away from the substrate, the second gate layer comprising the first initial signal line; The orthographic projection of the first extension portion of the first signal line on the substrate is located between the orthographic projection of the first initial signal line in the pixel driving circuit of the current row on the substrate and the orthographic projection of the enable signal line in the pixel driving circuit of the next adjacent row on the substrate.

22. The display panel according to claim 1, wherein: The display panel includes a plurality of repeating units arranged in an array in the first direction and the second direction, the repeating unit includes n rows and m columns of sub-repeating units, where n and m are positive integers greater than or equal to 1; The sub-repeating unit comprises two pixel driving circuits adjacently distributed in the first direction, and the two pixel driving circuits in the same sub-repeating unit are arranged in mirror symmetry; A plurality of the repeating units distributed in the second direction form a repeating unit column, and a second signal line is correspondingly arranged between two adjacent repeating unit columns in the first direction; A plurality of the repeating units distributed in the first direction form a repeating unit row, and each of the repeating unit rows is correspondingly provided with a first signal line.

23. The display panel according to claim 22, wherein: The display panel further includes a light emitting unit, the pixel driving circuit is connected to a first electrode of the light emitting unit, and the display panel further includes: An electrode layer, comprising a plurality of electrode portions, wherein the electrode portions are used to form a first electrode of the light-emitting unit; Among them, in two adjacent sub-repeating units in the first direction, the orthographic projections of two adjacent data lines on the base substrate intersect with the orthographic projection of the same electrode portion on the base substrate, and are located on both sides of the orthographic projection of the second signal line on the base substrate.

24. The display panel according to claim 23, wherein: m is a positive integer greater than or equal to 2; In the adjacent repeating unit columns in the first direction, the minimum distance between the orthographic projections of two adjacent data lines on the substrate in the first direction is L1; In two sub-repeating units located in the same repeating unit and adjacent to each other in the first direction, the minimum distance between the orthographic projections of two adjacent data lines on the base substrate in the first direction is L2; Among them, L1 is greater than L2.

25. The display panel according to claim 22, wherein: n is a positive integer greater than or equal to 2; The display panel further includes a light-emitting unit, the pixel driving circuit includes a driving transistor, a sixth transistor, and a seventh transistor, the first electrode of the sixth transistor is connected to the second electrode of the driving transistor, the second electrode of the sixth transistor is connected to the first electrode of the light-emitting unit, the gate of the sixth transistor is connected to an enable signal line, the first electrode of the seventh transistor is connected to the second initial signal line, the second electrode of the seventh transistor is connected to the first electrode of the light-emitting unit, and the gate of the seventh transistor is connected to a second reset signal line; The same repeating unit row includes a first pixel driving circuit row and a second pixel driving circuit row, the first pixel driving circuit row includes a plurality of pixel driving circuits distributed along the first direction, and the second pixel driving circuit row includes a plurality of pixel driving circuits distributed along the first direction; The orthographic projection of the first signal line on the substrate is located between the orthographic projection of the enable signal line in the first pixel driving circuit row on the substrate and the orthographic projection of the second reset signal line in the first pixel driving circuit row on the substrate; In the first pixel driving circuit row, a minimum distance between an orthographic projection of the enable signal line on the base substrate and an orthographic projection of the second reset signal line on the base substrate in the second direction is L3; In the second pixel driving circuit row, a minimum distance between an orthographic projection of the enable signal line on the base substrate and an orthographic projection of the second reset signal line on the base substrate in the second direction is L4; Among them, L3 is greater than L4.

26. The display panel according to claim 1, wherein: The display panel includes a pixel driving circuit and a light emitting unit, wherein the pixel driving circuit includes a driving transistor, a first transistor, a second transistor, a fourth transistor, a fifth transistor, a sixth transistor, a seventh transistor, and a capacitor; A first electrode of the first transistor is connected to a first initial signal line, and a second electrode is connected to a gate of the driving transistor; A first electrode of the second transistor is connected to the gate of the driving transistor, and a second electrode of the second transistor is connected to the second electrode of the driving transistor; A first electrode of the fourth transistor is connected to the data line, and a second electrode is connected to the first electrode of the driving transistor; A first electrode of the fifth transistor is connected to a power line, and a second electrode is connected to a first electrode of the driving transistor; The first electrode of the sixth transistor is connected to the second electrode of the driving transistor, and the second electrode is connected to the first electrode of the light emitting unit; A first electrode of the seventh transistor is connected to the second initial signal line, and a second electrode is connected to the first electrode of the light emitting unit; A first electrode of the capacitor is connected to the gate of the driving transistor, and a second electrode of the capacitor is connected to the power line.

27. The display panel according to claim 26, wherein: The display panel further includes: a first active layer, located at one side of the substrate base, the first active layer comprising a third active portion, a fourth active portion, a fifth active portion, a sixth active portion, and a seventh active portion, the third active portion being used to form a channel region of the driving transistor, the fourth active portion being used to form a channel region of the fourth transistor, the fifth active portion being used to form a channel region of the fifth transistor, the sixth active portion being used to form a channel region of the sixth transistor, and the seventh active portion being used to form a channel region of the seventh transistor; a first gate layer, located at a side of the first active layer away from the base substrate, the first gate layer comprising a first gate line, an enable signal line, a second reset signal line, and a first conductive portion, the orthographic projection of the first gate line on the base substrate extending along the first direction and covering the orthographic projection of the fourth active portion on the base substrate, the orthographic projection of the enable signal line on the base substrate extending along the first direction and covering the orthographic projection of the fifth active portion on the base substrate and the orthographic projection of the sixth active portion on the base substrate, the orthographic projection of the second reset signal line on the base substrate extending along the first direction and covering the orthographic projection of the seventh active portion on the base substrate, and the orthographic projection of the first conductive portion on the base substrate covering the orthographic projection of the third active portion on the base substrate; a second active layer, located on a side of the first gate layer away from the base substrate, the second active layer comprising a first active portion and a second active portion, the first active portion being used to form a channel region of the first transistor, and the second active portion being used to form a channel region of the second transistor; a third gate layer, located on a side of the second active layer away from the base substrate, the third gate layer comprising a second gate line and a first reset signal line, the orthographic projection of the second gate line on the base substrate extending along the first direction and covering the orthographic projection of the second active portion on the base substrate, and the orthographic projection of the first reset signal line on the base substrate extending along the first direction and covering the orthographic projection of the first active portion on the base substrate; Among them, the orthographic projection of the second reset signal line on the base substrate, the orthographic projection of the enable signal line on the base substrate, the orthographic projection of the first conductive part on the base substrate, the orthographic projection of the second gate line on the base substrate, the orthographic projection of the first gate line on the base substrate, and the orthographic projection of the first reset signal line on the base substrate are distributed in sequence along the second direction.

28. The display panel according to claim 27, wherein: The first direction is a row direction, the second direction is a column direction, and the first gate line in the pixel driving circuit of the current row is multiplexed as a second reset signal line in the pixel driving circuit of the next adjacent row.

29. The display panel according to claim 26, wherein: The driving transistor, the fourth transistor, the fifth transistor, the sixth transistor, and the seventh transistor are P-type transistors, and the first transistor and the second transistor are N-type transistors.

30. The display panel according to claim 2, wherein: The second signal line comprises a plurality of second via contact portions, and the orthographic projections of the plurality of second via contact portions on the base substrate are spaced apart along the second direction; In the same second signal line, the distance between the orthographic projections of two adjacent second via contact portions on the substrate in the second direction is A1, and the size of the orthographic projection of the break between the second data fan-out line and the second analog line on the substrate in the second direction is A2; A1 / A2 is greater than or equal to 27 and less than or equal to 68.

31. A display device, wherein: The display device comprises the display panel according to any one of claims 1-30.

Images