Display panel and display device

By adopting a merged driving method and optimizing the data line layout in the display panel of the under-screen camera technology, the problem of poor display effect in the main screen area is solved and a more uniform display effect is achieved.

CN115424565BActive Publication Date: 2025-09-23KUNSHAN GO VISIONOX OPTO ELECTRONICS CO LTD
View PDF 1 Cites 0 Cited by

Patent Information

Application Number
CN202211295347.4
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2022-10-21
Publication Date
2025-09-23
Estimated Expiration
2042-10-21

AI Technical Summary

Technical Problem

Due to structural limitations, the display panel of existing under-screen camera technology has poor display effects in the main screen area, especially there are significant display differences between different areas.

Method used

A merged drive method is adopted. By setting multiple pixel unit groups in the display panel, each group includes sub-pixels of different colors, and separating the pixel circuit groups from the data lines, the number of pixel circuits connected to a single data line is reduced, and the line layout is optimized to reduce the data line load and parasitic capacitance.

Benefits of technology

It effectively reduces the display differences caused by heavy data line load and improves the consistency and uniformity of the display effect in the main screen area.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN115424565B_ABST
    Figure CN115424565B_ABST
Patent Text Reader

Abstract

The present application relates to a display panel and a display device. The display panel includes a first display area and a second display area; the second display area includes a plurality of pixel unit groups, each pixel unit group includes a plurality of first sub-pixels and a plurality of second sub-pixels; the first display area includes a plurality of pixel circuit groups, each pixel circuit group includes a plurality of first pixel circuits and a plurality of second pixel circuits, the plurality of first pixel circuits are electrically connected to the plurality of first sub-pixels via a first lead, and the plurality of second pixel circuits are electrically connected to the plurality of second sub-pixels via a second lead; the display panel also includes a plurality of first data lines; the plurality of first pixel circuits in each pixel circuit group are connected to the first data line via a first connecting line, and the plurality of second pixel circuits in each pixel circuit group are connected to the first data line via a second connecting line, and the first data line connected to the first pixel circuit and the first data line connected to the second pixel circuit are two data lines arranged at intervals.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present application relates to the field of display technology, and in particular to a display panel and a display device. Background Art

[0002] With the continuous development of full-screen technology, under-display camera (UDC) technology has been proposed. Compared to existing notch screens and hole-punch screens, displays using under-display camera technology can also display the camera area, thus achieving a true full-screen display.

[0003] Some display panels that use under-screen camera technology have structural limitations, resulting in poor display quality in the main screen area (non-camera area). Therefore, how to improve the display quality of the main screen area is one of the technical problems that need to be solved. Summary of the Invention

[0004] Based on this, it is necessary to provide a display panel and a display device to improve the display effect of the main screen area.

[0005] According to one aspect of the present application, a display panel is provided, comprising a first display area and a second display area adjacent to the first display area, wherein the light transmittance of the second display area is greater than the light transmittance of the first display area;

[0006] The second display area includes a plurality of repeatedly arranged pixel unit groups, each of the pixel unit groups includes a plurality of first sub-pixels and a plurality of second sub-pixels;

[0007] The first display area includes a plurality of pixel circuit groups, each of the pixel circuit groups includes a plurality of first pixel circuits and a plurality of second pixel circuits, the plurality of first pixel circuits are electrically connected to the plurality of first sub-pixels via a first lead, and the plurality of second pixel circuits are electrically connected to the plurality of second sub-pixels via a second lead;

[0008] The display panel further includes a plurality of first data lines spaced apart along a first direction, the first data lines extending along a second direction, and the first direction and the second direction intersecting;

[0009] In which, the multiple first pixel circuits in each pixel circuit group are connected to the first data line through a first connecting line, the multiple second pixel circuits in each pixel circuit group are connected to the first data line through a second connecting line, and the first data line connected to the first pixel circuit and the first data line connected to the second pixel circuit are two data lines arranged at intervals along the first direction.

[0010] According to the display panel of the embodiment of the present application, its second display area includes a plurality of pixel unit groups, each pixel unit group includes a plurality of first sub-pixels for displaying a first color and a second sub-pixel for displaying a second color, wherein the first color and the second color are different colors. The first display area of ​​the display panel includes a plurality of pixel circuit groups, each pixel circuit group includes a plurality of first pixel circuits and a plurality of second pixel circuits, the first pixel circuits corresponding to the first sub-pixels, and used to drive the first sub-pixels to emit light or not emit light, and the second pixel circuits corresponding to the second sub-pixels, and used to drive the second sub-pixels to emit light or not emit light. The plurality of first pixel circuits are electrically connected to the plurality of first sub-pixels through a first lead, and the plurality of second pixel circuits are electrically connected to the plurality of second sub-pixels through a second lead, thereby adopting a merged drive method, that is, each first sub-pixel in a merged display unit emits light or does not emit light synchronously, and each second sub-pixel emits light or does not emit light synchronously. In addition, the plurality of first pixel circuits in each pixel circuit group are connected to the first data line via a first connection line, and the plurality of second pixel circuits in each pixel circuit group are connected to the first data line via a second connection line, and the first data line connected to the first pixel circuit and the first data line connected to the second pixel circuit are different data lines. In other words, a single first data line will not be connected to both the first pixel circuit and the second pixel circuit in a pixel circuit group at the same time. Compared to the solutions in the related art, this reduces the number of pixel circuits connected to a single first data line, i.e., reduces the load on the single first data line. Furthermore, the display differences between different areas of the first display area caused by the heavy load on the first data line can be improved.

[0011] In some embodiments, the first pixel circuits and the second pixel circuits are arranged in an array; the multiple first pixel circuits in each pixel circuit group are distributed on two adjacent rows; and / or the multiple second pixel circuits in each pixel circuit group are distributed on two adjacent rows; wherein the row direction is parallel to the first direction.

[0012] In some embodiments, the first connecting line includes a first main segment and at least one first branch segment, the first main segment extends along a first direction, the first main segment is connected to the first data line, the first branch segment extends along the second direction, one end of the first branch segment is connected to the first main segment, and multiple first pixel circuits in the same pixel circuit group are all connected to the first branch segment.

[0013] In some embodiments, the first branch segment is connected to a first pixel circuit in a different pixel circuit group.

[0014] In some embodiments, the other end of the first branch segment is disconnected from the first data line.

[0015] In some embodiments, the second connecting line includes a second main segment and at least one second branch segment, the second main segment extends along the first direction, the second main segment is connected to the first data line, the second branch segment extends along the second direction, one end of the multiple second branch segments is connected to the second main segment, and the multiple second pixel circuits in the same pixel circuit group are all connected to the second branch segment.

[0016] In some embodiments, the second branch segment is connected to a second pixel circuit in a different pixel circuit group.

[0017] In some embodiments, the other end of the second branch segment is disconnected from the first data line.

[0018] In some embodiments, the pixel unit group also includes multiple third sub-pixels, and the pixel circuit group also includes multiple third pixel circuits, and the multiple third pixel circuits are electrically connected to the multiple third sub-pixels through a third signal line; the multiple third pixel circuits in each of the pixel circuit groups are connected to the first data line through a third lead line, wherein the first data line connected to the third pixel circuit and the first data line connected to the first pixel circuit and the second pixel circuit are multiple data lines arranged at intervals.

[0019] In some embodiments, the first sub-pixel is one of a red sub-pixel and a blue sub-pixel, the second sub-pixel is the other of the red sub-pixel and the blue sub-pixel, and the third sub-pixel is a green sub-pixel.

[0020] In some embodiments, the third lead-out line includes a third main segment and at least one third branch segment, the third main segment extends along the first direction, the third main segment is connected to the first data line, the third branch segment extends along the second direction, one end of the multiple third branch segments is connected to the third main segment, and the multiple third pixel circuits in the same pixel circuit group are all connected to the third branch segment.

[0021] In some embodiments, the third branch segment is connected to a third pixel circuit in a different pixel circuit group.

[0022] In some embodiments, the other end of the third branch segment is disconnected from the first data line.

[0023] In some embodiments, the first display area includes a plurality of main screen sub-pixels and a plurality of main screen pixel circuits, and the main screen pixel circuits are connected to the main screen sub-pixels in a one-to-one correspondence.

[0024] In some embodiments, the first display area further includes a plurality of secondary screen pixel circuits arranged in an array, and the plurality of secondary screen pixel circuits include a plurality of the first pixel circuits, a plurality of the second pixel circuits, a plurality of the third pixel circuits, and a plurality of dummy pixel circuits.

[0025] In some embodiments, the secondary screen pixel circuit and the main screen pixel circuit are arranged on the same layer.

[0026] In some embodiments, the orthographic projection of the main-screen sub-pixel in the thickness direction of the display panel partially overlaps with the orthographic projection of the sub-screen pixel circuit in the thickness direction of the display panel.

[0027] According to another aspect of the present application, a display device is provided, which includes the display panel in any one of the above embodiments. BRIEF DESCRIPTION OF THE DRAWINGS

[0028] Figure 1 is a schematic diagram of a display panel in an embodiment of the present application;

[0029] Figure 2 for Figure 1 A magnified schematic diagram of part A;

[0030] Figure 3 is a schematic diagram of a pixel unit group in a second display area in an embodiment of the present application;

[0031] Figure 4 is a schematic diagram of first data lines in a display panel in an embodiment of the present application (only one first data line is shown);

[0032] Figure 5 is a schematic diagram of a pixel circuit group in an embodiment of the present application;

[0033] Figure 6 Schematic diagram of the connection relationship between the pixel circuit group and the first data line in one embodiment of the present application (the third pixel circuit is omitted in the pixel circuit group in the figure). DETAILED DESCRIPTION

[0034] To facilitate understanding of the present application, the present application will be described more fully below with reference to the accompanying drawings. The accompanying drawings illustrate preferred embodiments of the present application. However, the present application may be implemented in many different forms and is not limited to the embodiments described herein. Rather, these embodiments are provided to provide a more thorough and comprehensive understanding of the disclosure of the present application.

[0035] Unless otherwise defined, all technical and scientific terms used herein have the same meaning as commonly understood by those skilled in the art to which this application pertains. The terms used herein in the specification of this application are for the purpose of describing specific embodiments only and are not intended to limit this application. The term "and / or" as used herein includes any and all combinations of one or more of the associated listed items.

[0036] When describing positional relationships, unless otherwise specified, when an element, such as a layer, film, or substrate, is referred to as being "on" another element, it can be directly on the other element or intervening elements may be present. Furthermore, when a layer is referred to as being "under" another layer, it can be directly below or one or more light-emitting units may be present. It is also understood that when a layer is referred to as being "between" two layers, it can be the only layer between the two layers or one or more light-emitting units may be present.

[0037] In the case of using “including,” “having,” and “comprising” described herein, another component may be added unless a clear limiting term such as “only,” “consisting of,” etc. is used. Unless mentioned otherwise, a term in the singular form may include a plural form and should not be understood as having one number.

[0038] It should be understood that although the terms "first," "second," etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element may be referred to as a second element, and similarly, a second element may be referred to as a first element, without departing from the scope of this application.

[0039] It should also be understood that when interpreting an element, even if not explicitly described, the element is interpreted as including a range of error, which should be within the acceptable deviation range of the specific value determined by those skilled in the art. For example, "approximately," "approximately," or "substantially" can mean within one or more standard deviations, and is not limited here.

[0040] Furthermore, in the specification, the phrase “planar distribution diagram” refers to a drawing when the target portion is viewed from above, and the phrase “cross-sectional diagram” refers to a drawing when a section taken by vertically cutting the target portion is viewed from the side.

[0041] In addition, the drawings are not drawn to a 1:1 scale, and the relative sizes of the elements in the drawings are drawn only as examples and not necessarily according to the true scale.

[0042] With the continuous development of full-screen technology, under-display camera (UDC) technology has been proposed. Compared to existing notch screens and blind hole screens, displays using under-display camera technology can also display the camera area, thus realizing a true full-screen display.

[0043] In the related art, the display panel using under-screen camera technology is divided into two areas, one is the normal display area, also known as the main screen area or the first display area, and the other is the under-screen camera area, also known as the second display area or the secondary screen area. Among them, the second display area is only provided with sub-pixels including an anode, a light-emitting layer and a cathode, and the pixel circuits corresponding to the sub-pixels in the second display area are provided in the first display area located on both sides of the second display area. The above-mentioned pixel circuits and sub-pixels are connected by signal lines. As a result, the second display area can display in non-camera mode and is in a transparent state in camera mode, so that the camera module provided in the second display area can perform image acquisition. Due to process limitations, the number of signal lines that can be arranged is limited. Therefore, a merged drive method is adopted, that is, multiple sub-pixels are driven synchronously. For example, four pixel circuits are used to drive four red sub-pixels, but only one signal line is provided, which connects the four red sub-pixels in sequence. Under this drive method, the four sub-pixels emit or do not emit light synchronously.

[0044] Because the display panel is equipped with many pixel circuits, many data lines extending longitudinally are distributed in the display panel, and the data lines are connected to each pixel circuit in a vertical column. For display panels using under-screen camera technology, the second display area must be located on the extension path of some data lines. These data lines will pass through the second display area. Typically, these data lines will be routed along the edge of the second display area. In addition, the pixel circuits corresponding to the sub-pixels in the second display area are also connected to these data lines via lead lines extending laterally. In the combined drive mode, multiple pixel circuits that implement synchronous control of multiple sub-pixels are connected to the same data line passing through the second display area, which places a heavy load on the data lines passing through the second display area. The sub-pixels in the first display area are partially driven by the pixel circuits corresponding to the data lines passing through the second display area, and partially driven by the pixel circuits corresponding to the data lines that do not pass through the second display area. Due to the heavy load on the data lines passing through the second display area, there are more obvious display differences between different areas of the first display area.

[0045] In response to the above problems, an embodiment of the first aspect of the present application proposes a display panel, which aims to reduce the display differences between different areas of the first display area, thereby improving the display effect of the first display area.

[0046] like Figures 1 to 6As shown, the display panel 10 in the embodiment of the first aspect of the present application includes a first display area 100 and a second display area 200 arranged adjacent to the first display area 100, and the transmittance of the second display area 200 is greater than that of the first display area. Specifically, the second display area 200 includes a plurality of pixel unit groups 210, each pixel unit group 210 including a plurality of first sub-pixels 211 for displaying a first color and a second sub-pixel 212 for displaying a second color. The first display area 100 includes a plurality of pixel circuit groups 110, each pixel circuit group 110 including a plurality of first pixel circuits 111 and a plurality of second pixel circuits 112. The plurality of first pixel circuits 111 are electrically connected to the plurality of first sub-pixels 211 via a first lead 400, and the plurality of second pixel circuits 112 are electrically connected to the plurality of second sub-pixels 212 via a second lead 500. The display panel 10 also includes a plurality of first data lines 300 spaced apart along a first direction, the first data lines 300 extending along a second direction, and the first direction and the second direction intersecting. In which, multiple first pixel circuits 111 in each pixel circuit group 110 are connected to the first data line 300 through a first connecting line 310, and multiple second pixel circuits 112 in each pixel circuit group 110 are connected to the first data line 300 through a second connecting line 320, and the first data line 300 connected to the first pixel circuit 111 and the first data line 300 connected to the second pixel circuit 112 are two data lines arranged at intervals along the first direction.

[0047] It can be understood that the second display area 200 is used for the corresponding camera module, and the first display area 100 is used for normal display of the display panel 10.

[0048] A pixel unit group 210 can be considered as a combined display unit. A pixel unit group 210 can include sub-pixels for displaying different colors, and the number of sub-pixels of each color in the pixel unit group 210 is multiple.

[0049] According to the display panel 10 of the embodiment of the present application, its second display area 200 includes a plurality of pixel unit groups 210, each pixel unit group 210 includes a plurality of first sub-pixels 211 for displaying a first color and a second sub-pixel 212 for displaying a second color, wherein the first color and the second color are different colors, for example, the first color can be red and the second color can be blue, or the first color can be blue and the second color can be red. The first display area 100 of the display panel 10 includes a plurality of pixel circuit groups 110, each pixel circuit group 110 includes a plurality of first pixel circuits 111 and a plurality of second pixel circuits 112, the first pixel circuits 111 corresponding to the first sub-pixels 211, and being used to drive the first sub-pixels 211 to emit light or not emit light, and the second pixel circuits 112 corresponding to the second sub-pixels 212, and being used to drive the second sub-pixels 212 to emit light or not emit light. Multiple first pixel circuits 111 are connected to multiple first sub-pixels 211 through a first lead 400, and multiple second pixel circuits 112 are connected to multiple second sub-pixels 212 through a second lead 500. Thus, a combined driving method is adopted, that is, each first sub-pixel 211 in a pixel group emits light or does not emit light synchronously, and each second sub-pixel 212 emits light or does not emit light synchronously.

[0050] In addition, the plurality of first pixel circuits 111 in each pixel circuit group 110 are connected to the first data line 300 via a first connection line 310, and the plurality of second pixel circuits 112 in each pixel circuit group 110 are connected to the first data line 300 via a second connection line 320. Furthermore, the first data line 300 connected to the first pixel circuit 111 and the first data line 300 connected to the second pixel circuit 112 are different data lines. In other words, a single first data line 300 is not simultaneously connected to both the first pixel circuit 111 and the second pixel circuit 112 in a pixel circuit group 110. Compared to solutions in the related art, this reduces the number of pixel circuits connected to a single first data line 300, thereby reducing the load on the single first data line 300. Furthermore, display differences between different areas of the first display area 100 caused by the heavy load on the first data line 300 can be improved.

[0051] It will be appreciated that the display panel 10 further includes a plurality of second data lines 900 spaced apart along the first direction. The second data lines 900 extend along the second direction and do not pass through the second display area 200. In other words, the second display area 200 is located on the extension path of the first data line 300, but not on the extension path of the second data line 900. When the load of a single first data line 300 is reduced, the load difference between the first data line 300 and the second data line is reduced. As a result, the display effects of the main screen sub-pixels in the first display area 100 driven by the main screen pixel circuit corresponding to the first data line 300 and the main screen sub-pixels driven by the main screen pixel circuit corresponding to the second data line 900 are closer, thereby reducing or eliminating display differences between different areas of the first display area 100.

[0052] In some embodiments, the first pixel circuits 111 and the second pixel circuits 112 are arranged in an array, and the multiple first pixel circuits 111 in each pixel circuit group 110 are distributed in two adjacent rows, where the row direction is parallel to the first direction. Compared with the method in which the multiple first pixel circuits 111 are distributed in a row, the length of the first connection line 310 in the first direction can be reduced. The longer the length of the first connection line 310 in the first direction, the more main screen sub-pixels it crosses in the first direction, and parasitic capacitance will be generated between the anodes of these main screen sub-pixels that are crossed and the first connection line 310. In other words, the longer the length of the first connection line 310 in the first direction, the greater the parasitic capacitance generated, and the parasitic capacitance will also increase the load of the first data line 300 connected to the first connection line 310. In this embodiment, the multiple first pixel circuits 111 in each pixel circuit group 110 are arranged in two adjacent rows, thereby reducing the length of the first connecting line 310 in the first direction, which is beneficial to reducing the parasitic capacitance generated between the first connecting line 310 and the anode of the main screen sub-pixel it crosses, and further beneficial to reducing the load of the first data line 300 connected to the first connecting line 310, so as to further improve the display difference between different areas of the first display area 100.

[0053] In some embodiments, the first pixel circuits 111 and the second pixel circuits 112 are arranged in an array, with the multiple second pixel circuits 112 in each pixel circuit group 110 distributed in two adjacent rows, where the row direction is parallel to the first direction. Compared to distributing the multiple second pixel circuits 112 in a row, the length of the second connection line 320 in the first direction can be reduced, thereby facilitating the reduction of parasitic capacitance generated between the second connection line 320 and the anode of the main screen sub-pixel it crosses, thereby facilitating the reduction of the load on the first data line 300 connected to the second connection line 320, thereby further improving the display differences between different areas of the first display area 100.

[0054] In some embodiments, the first connection line 310 includes a first main segment 311 and at least one first branch segment 312. The first main segment 311 extends along a first direction and is connected to the first data line 300. The first branch segment 312 extends along a second direction, and one end of the first branch segment 312 is connected to the first main segment 311. Multiple first pixel circuits 111 in the same pixel circuit group 110 are all connected to the first branch segment 312. The number of first branch segments 312 is related to the number of first pixel circuits 111 in each pixel circuit group 110 and the number of rows in which the first pixel circuits 111 are distributed. Taking the case where each pixel circuit group 110 includes four first pixel circuits 111 as an example, if the four first pixel circuits 111 are distributed in one row, then the number of first branch segments 312 is four, and each first branch segment 312 is connected to one first pixel circuit 111; if the four first pixel circuits 111 are distributed in two rows, then the number of first branch segments 312 is two, and each first branch segment 312 is connected to two first pixel circuits 111 during the process of extending along the second direction.

[0055] In some embodiments, the first branch segments 312 are connected to the first pixel circuits 111 in different pixel circuit groups 110. In other words, the first pixel circuits 111 in each pixel circuit group 110 can be arranged along the second direction, so that the first branch segments 312 can be connected to the first pixel circuits 111 in different pixel circuit groups 110 as they extend along the second direction. As a result, the first pixel circuits 111 in the same vertical column in different pixel circuit groups 110 are all connected to the same first data line 300, which helps reduce the number of lead lines and optimize the circuit layout.

[0056] In some embodiments, the other end of the first branch segment 312 is disconnected from the first data line 300. In other words, there is no connection line extending along the first direction between the other end of the first branch segment 312 and the first data line 300. This prevents parasitic capacitance from being generated between the anode of the main screen sub-pixel crossed by the connection line and the connection line, thereby reducing the load on the first data line 300 and further improving display differences between different areas of the first display area 100.

[0057] In some embodiments, the second connection line 320 includes a second main segment 321 and at least one second branch segment 322. The second main segment 321 extends along a first direction and is connected to the first data line. The second branch segments 322 extend along a second direction. One end of each of the second branch segments 322 is connected to the second main segment 321. The multiple second pixel circuits 112 in the same pixel circuit group 110 are all connected to the second branch segment 322. The number of second branch segments 322 is related to the number of second pixel circuits 112 in each pixel circuit group 110 and the number of rows in which the second pixel circuits 112 are distributed. Taking the case where each pixel circuit group 110 includes four second pixel circuits 112 as an example, if the four second pixel circuits 112 are distributed in one row, then the number of second branch segments 322 is four, and each second branch segment 322 is connected to one second pixel circuit 112; if the four second pixel circuits 112 are distributed in two rows, then the number of second branch segments 322 is two, and each second branch segment 322 is connected to two second pixel circuits 112 during the process of extending along the second direction.

[0058] In some embodiments, the second branch segments 322 are connected to the second pixel circuits 112 in different pixel circuit groups 110. In other words, the second pixel circuits 112 in each pixel circuit group 110 can be arranged along the second direction, so that the second branch segments 322 can be connected to the second pixel circuits 112 in different pixel circuit groups 110 as they extend along the second direction. As a result, the second pixel circuits 112 in the same vertical column in different pixel circuit groups 110 are all connected to the same first data line 300, which helps reduce the number of lead lines and optimize the circuit layout.

[0059] In some embodiments, the other end of the second branch segment 322 is disconnected from the first data line 300. That is, there is no connection line extending along the first direction between the other end of the second branch segment 322 and the first data line 300. This prevents parasitic capacitance from being generated between the anode of the main screen sub-pixel crossed by the connection line and the connection line, thereby reducing the load on the first data line 300 and further improving display differences between different areas of the first display area 100.

[0060] In some embodiments, the pixel unit group 210 further includes a plurality of third sub-pixels 213 for displaying a third color, and the pixel circuit group 110 further includes a plurality of third pixel circuits 113. The plurality of third pixel circuits 113 are electrically connected to the plurality of third sub-pixels 213 via a third signal line 600. The plurality of third pixel circuits 113 in each pixel circuit group 110 are connected to the first data line 300 via a third lead line 330. The first data line 300 connected to the third pixel circuit 113 and the first data line 300 connected to the first pixel circuit 111 and the second pixel circuit 112 are multiple data lines arranged at intervals.

[0061] It is understandable that the third color is different from both the first color and the second color. For example, when the first color and the second color correspond to red and blue respectively, the third color may be green.

[0062] In this embodiment, the plurality of third pixel circuits 113 in each pixel circuit group 110 are connected to the first data line 300 via a third lead line 330. Furthermore, the first data line 300 connected to the third pixel circuit 113 is different from the first data line 300 connected to the first pixel circuit 111 and the second pixel circuit 112. In other words, for a single first data line 300, for the same pixel circuit group 110, the single first data line 300 is not simultaneously connected to two of the first pixel circuit 111, the second pixel circuit 112, and the third pixel circuit 113. Compared to solutions in the related art, this reduces the number of pixel circuits connected to a single first data line 300, thereby reducing the load on the single first data line 300. Furthermore, display differences between different areas of the first display area 100, which can be caused by the heavy load on the first data line 300, can be improved.

[0063] Taking the case where a pixel unit group 210 includes four first sub-pixels 211, four second sub-pixels 212, and eight third sub-pixels 213 as an example, each pixel circuit group 110 accordingly includes four first pixel circuits 111, four second pixel circuits 112, and eight third pixel circuits 113. The four first pixel circuits 111 are connected to the first data line 300 via a first connection line 310, the four second pixel circuits 112 are connected to the first data line 300 via a second connection line 320, and the eight second pixel circuits 112 are connected to the first data line 300 via a third lead-out line 330. Furthermore, the first data line 300 connected to the first pixel circuit 111, the first data line 300 connected to the second pixel circuit 112, and the first data line 300 connected to the third pixel circuit 113 are different first data lines 300. Furthermore, the first data line 300 connected to the third pixel circuit 113 may be one or two. When there is one third pixel circuit, eight third pixel circuits 113 are connected to the same first data line 300 . When there are two third pixel circuits, every four third pixel circuits 113 are connected to one first data line 300 .

[0064] In some embodiments, the third lead line 330 includes a third main segment 331 and at least one third branch segment 332. The third main segment 331 extends along the first direction and is connected to the first data line. The third branch segments 332 extend along the second direction. One end of each of the third branch segments 332 is connected to the third main segment 331. The third pixel circuits 113 in the same pixel circuit group 110 are all connected to the third branch segment 332. The number of third branch segments 332 is related to the number of third pixel circuits 113 in each pixel circuit group 110 and the number of rows in which the third pixel circuits 113 are distributed. Taking the case where each pixel circuit group 110 includes eight third pixel circuits 113 as an example, if the eight third pixel circuits 113 are distributed in one row, then the number of third branch segments 332 is eight, and each third branch segment 332 is connected to one third pixel circuit 113; if the eight third pixel circuits 113 are distributed in two rows, then the number of third branch segments 332 is four, and each third branch segment 332 is connected to two third pixel circuits 113 during the process of extending along the second direction.

[0065] In some embodiments, the third branch segments 332 are connected to the third pixel circuits 113 in different pixel circuit groups 110. That is, the third pixel circuits 113 in each pixel circuit group 110 can be arranged along the second direction, so that the third branch segments 332 can be connected to the third pixel circuits 113 in different pixel circuit groups 110 as they extend along the second direction. As a result, the third pixel circuits 113 in the same vertical column in different pixel circuit groups 110 are all connected to the same first data line 300, which helps reduce the number of lead lines and optimize the circuit layout.

[0066] In some embodiments, the other end of the third branch segment 332 is disconnected from the first data line 300. In other words, there is no connection line extending along the first direction between the other end of the third branch segment 332 and the first data line 300. This prevents parasitic capacitance from being generated between the anode of the sub-pixel crossed by the connection line and the connection line, thereby reducing the load on the first data line 300 and further improving display differences between different areas of the first display area 100.

[0067] In some embodiments, the first display area 100 includes a plurality of primary screen sub-pixels 120 and a plurality of primary screen pixel circuits 700, wherein the primary screen pixel circuits 700 are connected one-to-one with the primary screen sub-pixels 120. The first display area 100 also includes a plurality of secondary screen pixel circuits 130 arranged in an array, wherein the plurality of secondary screen pixel circuits 130 include a plurality of first pixel circuits 111, a plurality of second pixel circuits 112, a plurality of third pixel circuits 113, and a plurality of dummy pixel circuits 800.

[0068] In this embodiment, the first display area 100 of the display panel 10 includes a plurality of main screen sub-pixels 120 and a plurality of main screen pixel circuits 700, and the main screen pixel circuits 700 are connected one-to-one with the main screen sub-pixels 120. The main screen sub-pixels are used for display in the first display area 100, and the main screen pixel circuits 700 are used to drive the main screen sub-pixels 120, that is, each main screen pixel circuit 700 correspondingly drives a main screen sub-pixel to emit light or not emit light.

[0069] In addition, the first display area 100 also includes a plurality of sub-screen pixel circuits 130, wherein a portion of the sub-screen pixel circuits 130 are first pixel circuits 111, another portion of the sub-screen pixel circuits 130 are second pixel circuits 112, another portion of the sub-screen pixel circuits 130 are third pixel circuits 113, and the remaining sub-screen pixel circuits 130 are dummy pixel circuits 800 (dummy pixel circuits). Among them, the dummy pixel circuit 800 is not connected to any sub-pixel, that is, it does not play an actual driving role. In this way, it can be avoided that the sub-pixel distribution of the main screen is inconsistent in different areas of the first display area 100 due to the insertion of the sub-screen pixel circuit in the first display area 100. In addition, the consistency of the display effect of different areas of the first display area 100 can be guaranteed.

[0070] Furthermore, a plurality of sub-screen pixel circuits and the main screen pixel circuit 700 are arranged on the same layer.

[0071] In some embodiments, the orthographic projection of the main screen sub-pixel in the thickness direction of the display panel partially overlaps with the orthographic projection of the sub-screen pixel circuit in the thickness direction of the display panel.

[0072] In some embodiments, the first sub-pixel 211, the second sub-pixel 212, and the third sub-pixel 213 each include a first electrode, a light-emitting layer, and a second electrode stacked together. One of the first electrode and the second electrode is an anode, and the other of the first electrode and the second electrode is a cathode. The anode is connected to a corresponding pixel circuit. Under the control of the corresponding pixel circuit, the light-emitting layer is made to emit light or not.

[0073] It is understood that the main screen sub-pixel also includes a stacked first electrode, a light-emitting layer, and a second electrode. One of the first and second electrodes is an anode, and the other is a cathode. The anode is connected to the corresponding main screen pixel circuit 700. Under the control of the corresponding main screen pixel circuit 700, the light-emitting layer of the main screen sub-pixel emits or does not emit light.

[0074] The second embodiment of the present application provides a display device, including the display panel 10 of any embodiment of the first aspect. The display device can be, for example, a monitor, television, digital camera, mobile phone, tablet computer, navigator, or any other product or component with a display function.

[0075] According to the display device in the embodiment of the present application, it is based on the same inventive concept as the display panel 10 in the embodiment of the first aspect above, and has the same beneficial effects as the display panel 10 in the embodiment of the first aspect above.

[0076] The technical features of the above-mentioned embodiments can be combined arbitrarily. In order to make the description concise, not all possible combinations of the technical features in the above-mentioned embodiments are described. However, as long as there is no contradiction in the combination of these technical features, they should be considered to be within the scope of this specification.

[0077] The above-described embodiments merely represent several implementation methods of the present application. While the descriptions are relatively specific and detailed, they should not be construed as limiting the scope of the present invention. It should be noted that a person skilled in the art could make various modifications and improvements without departing from the spirit of the present application, all of which fall within the scope of protection of the present application. Therefore, the scope of protection of the present patent application shall be determined by the appended claims.

Claims

1. A display panel comprising a first display area and a second display area adjacent to the first display area, wherein the light transmittance of the second display area is greater than the light transmittance of the first display area; It is characterized by: The second display area includes a plurality of repeatedly arranged pixel unit groups, each of the pixel unit groups includes a plurality of first sub-pixels and a plurality of second sub-pixels; The first display area includes a plurality of pixel circuit groups, each of the pixel circuit groups includes a plurality of first pixel circuits and a plurality of second pixel circuits, the plurality of first pixel circuits are electrically connected to the plurality of first sub-pixels via a first lead, and the plurality of second pixel circuits are electrically connected to the plurality of second sub-pixels via a second lead; The display panel further includes a plurality of first data lines spaced apart along a first direction, the first data lines extending along a second direction, and the first direction and the second direction intersecting; wherein the plurality of first pixel circuits in each pixel circuit group are connected to the first data line via a first connection line, and the plurality of second pixel circuits in each pixel circuit group are connected to the first data line via a second connection line; A first data line connected to the first pixel circuit and a first data line connected to the second pixel circuit are two data lines spaced apart along the first direction; The first connecting line includes a first main segment and at least one first branch segment, the first main segment extends along a first direction, the first main segment is connected to the first data line, the first branch segment extends along the second direction, one end of the first branch segment is connected to the first main segment, and multiple first pixel circuits in the same pixel circuit group are all connected to the first branch segment.

2. The display panel according to claim 1, wherein: The first pixel circuit and the second pixel circuit are both arranged in an array; The plurality of first pixel circuits in each pixel circuit group are distributed in two adjacent rows; And / or, the plurality of second pixel circuits in each pixel circuit group are distributed in two adjacent rows; The row direction is parallel to the first direction.

3. The display panel according to claim 1, wherein: The first branch segments are connected to first pixel circuits in different pixel circuit groups.

4. The display panel according to claim 3, wherein: The other end of the first branch segment is disconnected from the first data line.

5. The display panel according to claim 1, wherein: The second connecting line includes a second main segment and at least one second branch segment, the second main segment extends along the first direction, the second main segment is connected to the first data line, the second branch segment extends along the second direction, one end of multiple second branch segments is connected to the second main segment, and multiple second pixel circuits in the same pixel circuit group are all connected to the second branch segment.

6. The display panel according to claim 5, wherein: The second branch segment is connected to a second pixel circuit in a different pixel circuit group.

7. The display panel according to claim 5, wherein: The other end of the second branch segment is disconnected from the first data line.

8. The display panel according to claim 1, wherein: The pixel unit group further includes a plurality of third sub-pixels, and the pixel circuit group further includes a plurality of third pixel circuits, wherein the plurality of third pixel circuits are electrically connected to the plurality of third sub-pixels via a third signal line; and the plurality of third pixel circuits in each of the pixel circuit groups are connected to the first data line via a third lead line; The first data line connected to the third pixel circuit and the first data line connected to the first pixel circuit and the second pixel circuit are a plurality of data lines arranged at intervals.

9. The display panel according to claim 8, wherein: The first sub-pixel is one of a red sub-pixel and a blue sub-pixel, the second sub-pixel is the other of the red sub-pixel and the blue sub-pixel, and the third sub-pixel is a green sub-pixel.

10. The display panel according to claim 8, wherein The third lead-out line includes a third main segment and at least one third branch segment, the third main segment extends along the first direction, the third main segment is connected to the first data line, the third branch segment extends along the second direction, one end of multiple third branch segments is connected to the third main segment, and multiple third pixel circuits in the same pixel circuit group are all connected to the third branch segment.

11. The display panel according to claim 10, wherein: The third branch segment is connected to a third pixel circuit in a different pixel circuit group.

12. The display panel according to claim 10, wherein: The other end of the third branch segment is disconnected from the first data line.

13. The display panel according to claim 8, wherein The first display area includes a plurality of main screen sub-pixels and a plurality of main screen pixel circuits, and the main screen pixel circuits are connected to the main screen sub-pixels in a one-to-one correspondence; Preferably, the first display area also includes a plurality of secondary screen pixel circuits arranged in an array, wherein the plurality of secondary screen pixel circuits include a plurality of the first pixel circuits, a plurality of the second pixel circuits, a plurality of the third pixel circuits, and a plurality of dummy pixel circuits.

14. The display panel according to claim 13, wherein: The secondary screen pixel circuit and the main screen pixel circuit are arranged on the same layer.

15. The display panel according to claim 13, wherein: The orthographic projection of the main screen sub-pixel in the thickness direction of the display panel partially overlaps with the orthographic projection of the sub-screen pixel circuit in the thickness direction of the display panel.

16. A display device, characterized in that: The device comprises the display panel according to any one of claims 1 to 15.

Citation Information

Patent Citations

  • Display panel, driving method thereof and display device

    CN115083261A