Display panel, manufacturing method of display panel and display device
By connecting multiple sub-circuits in parallel to form circuit units, the problem of insufficient current supply in the low pixel density unit display panel is solved, and the required microampere level current is achieved without increasing energy consumption. It is suitable for A display panel that requires a high current.
Patent Information
- Application Number
- CN202411698297.3
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2024-11-25
- Publication Date
- 2025-01-07
- Estimated Expiration
- 2044-11-25
AI Technical Summary
In the prior art, when the pixel circuit needs to reach the display brightness required for a low pixel density unit display panel through a microampere level current, it needs to significantly change and increase the current supply, resulting in a significant increase in the energy consumption of the display panel.
By connecting multiple sub-circuits in parallel to form a circuit unit, the current of the circuit unit is increased by several times, reaching the microampere level current required for low pixel density units, without changing the current and voltage of a single sub-circuit, which is suitable for those who require large currents. Display panel.
Without changing the current and voltage of a single sub-circuit, the current of the display panel is significantly increased, reducing the energy consumption of the display panel, and is suitable for display panels with low pixel density units.
Smart Images

Figure CN119274470A_ABST
Abstract
Description
Technical Field
[0001] The present disclosure generally relates to the technical field of display devices, and in particular to a display panel, a method for manufacturing a display panel, and a display device. Background Art
[0002] With the continuous development of display technology, the requirements for the clarity and color expression of display panels are also constantly changing.
[0003] Different display panels may have different sizes and pixel density units. In the relevant technology, for display panels with high pixel density units, the pixel circuit can often achieve the required display brightness through a current of nanoamperes (nA); for display panels with low pixel density units, the pixel circuit requires a current of microamperes (uA) to achieve the required display brightness.
[0004] However, based on the existing pixel circuits in the related art, when a microampere-level current is required to achieve the display brightness required by a display panel with a low pixel density unit, the current supply needs to be significantly changed and improved, which will also significantly increase the energy consumption of the display panel. Summary of the invention
[0005] In view of the problem that the existing pixel circuits in the related art need to significantly change and improve the current supply when they need to use microampere-level current to achieve the display brightness required by the display panel with low pixel density unit, which will significantly increase the energy consumption of the display panel, it is possible to enable the pixel circuit to achieve the microampere-level current required by the display panel with low pixel density unit without changing the nanoampere-level input current of the pixel current.
[0006] In a first aspect, a display panel is provided, the display panel comprising a plurality of light-emitting units and a circuit unit corresponding to each light-emitting unit; The circuit unit includes a plurality of sub-circuits, each of which includes a positive voltage input terminal, a negative voltage input terminal, and a data signal input terminal, and each of which writes the working voltage of the pixel to the working voltage output terminal of the sub-circuit in response to a data signal input from the respective signal input terminals; The operating voltage output terminals of the multiple sub-circuits are connected in parallel to form an operating voltage writing terminal of the circuit unit, so as to synchronously write the operating voltage to the pixels corresponding to the multiple sub-circuits through the multiple sub-circuits.
[0007] In the present application, the display panel includes a plurality of light-emitting units and a circuit unit corresponding to each of the plurality of light-emitting units; the circuit unit includes a plurality of subcircuits, each of which includes a positive voltage input section, a negative voltage input section, and a data signal input section, and the subcircuits write the working voltage of the pixel to the working voltage output end of their own subcircuits in response to the data signal input by the respective signal input sections; wherein the working voltage output ends of the plurality of subcircuits are connected in parallel to form the working voltage writing end of the circuit unit, so as to synchronously write the working voltage to the pixels corresponding to the plurality of subcircuits through the plurality of subcircuits. In this way, by connecting the plurality of subcircuits in parallel to form a circuit unit, the current of the circuit unit is increased several times, so that the voltage of the circuit units corresponding to the plurality of subcircuits remains unchanged and the current increases without changing the writing current and voltage of a single subcircuit, so that the pixel circuit of the display panel can be applied to display panels requiring large currents.
[0008] In a second aspect, a method for manufacturing a display panel is provided, wherein the display panel includes a plurality of light-emitting units and a circuit unit corresponding to each light-emitting unit, wherein the circuit unit includes a plurality of sub-circuits, wherein the sub-circuits include a positive voltage input terminal, a negative voltage input terminal, and a data signal input terminal, wherein the sub-circuits write the working voltage of the pixel to the working voltage output terminal of the sub-circuits in response to the data signals input from the respective signal input terminals, and the method includes: Etching the first film layer corresponding to the positive voltage input terminals of the plurality of sub-circuits in the display panel through the first mask so that the positive voltage input terminals of the plurality of sub-circuits are connected in parallel; Etching the second film layer corresponding to the negative voltage input terminals of the multiple sub-circuits in the display panel through the second mask and covering the third film layer on the side of the second film layer away from the substrate, so that the negative voltage input terminals of the multiple sub-circuits are connected in parallel; The operating voltage output terminals of the multiple sub-circuits in the display panel are connected in parallel to form an operating voltage writing terminal of the circuit unit, so as to synchronously write the operating voltage to the pixels corresponding to the multiple sub-circuits through the multiple sub-circuits; The positive voltage input terminals of the plurality of sub-circuits are insulated from the negative voltage input terminals of the plurality of sub-circuits.
[0009] In a third aspect, a display device is provided, comprising the display panel described in the first aspect.
[0010] Additional aspects and advantages of the present invention will be given in part in the following description and in part will be obvious from the following description, or will be learned through practice of the present invention. BRIEF DESCRIPTION OF THE DRAWINGS
[0011] Other features, objects and advantages of the present application will become more apparent by reading the detailed description of non-limiting embodiments made with reference to the following drawings: Figure 1 One of the schematic diagrams of a display panel provided in an embodiment of the present application; Figure 2 A second schematic diagram of a display panel provided in an embodiment of the present application; Figure 3 A third schematic diagram of a display panel provided in an embodiment of the present application; Figure 4 A fourth schematic diagram of a display panel provided in an embodiment of the present application; Figure 5 A fifth schematic diagram of a display panel provided in an embodiment of the present application; Figure 6 A sixth schematic diagram of a display panel provided in an embodiment of the present application; Figure 7 A seventh schematic diagram of a display panel provided in an embodiment of the present application; Figure 8 An eighth schematic diagram of a display panel provided in an embodiment of the present application; Fig. 9 A ninth schematic diagram of a display panel provided in an embodiment of the present application; Fig.10 A tenth schematic diagram of a display panel provided in an embodiment of the present application; Fig.11 Schematic diagram eleven of a display panel provided in an embodiment of the present application; Fig.12 A twelfth schematic diagram of a display panel provided in an embodiment of the present application; Fig.13 A thirteenth schematic diagram of a display panel provided in an embodiment of the present application; Fig.14 A fourteenth schematic diagram of a display panel provided in an embodiment of the present application; Fig.15 A schematic diagram of a process for manufacturing a display panel provided in an embodiment of the present application; Fig.16 A schematic diagram of the structure of a computer device provided in an embodiment of the present application. DETAILED DESCRIPTION
[0012] The present application is further described in detail below in conjunction with the accompanying drawings and embodiments. It is to be understood that the specific embodiments described herein are only used to explain the relevant invention, rather than to limit the invention. It is also necessary to explain that, for ease of description, only the parts related to the invention are shown in the accompanying drawings.
[0013] It should be noted that, in the absence of conflict, the embodiments and features in the embodiments of the present application can be combined with each other. The following is an explanation of the usage scenarios of the embodiments of the present application.
[0014] With the continuous development of display panels, the forms of display panels are constantly enriched. For example, for commonly used handheld terminals and commonly used electronic devices, commonly used display panels are high pixel density units (Pixels Per Inch, PPI) display panels (PPI, that is, the number of pixels per inch, is an important indicator to measure the clarity of the screen. The higher the PPI value, the more delicate the image displayed on the screen and the better the visual effect). The pixel circuit of high PPI products often uses nanoampere (nA) level current, which can determine the display brightness of the display panel. The pixel circuit of the display panel is powered by nanoampere level current to achieve the display brightness required by high PPI products. At the same time, since high PPI products are usually used in small-sized display panels (for example, the display panel of a handheld terminal), the positive voltage input line (VDD input line) and data voltage line of the pixel circuit of the high PPI product are set in the display area (also known as the AA area), while the negative voltage input line (VSS input line) is set in the non-display area (also known as the non-AA area).
[0015] In the case of a display panel with a low pixel density unit (Pixels Per Inch, PPI), the current at the nanoampere level to power the pixel circuit of the display panel cannot meet the power demand of the pixel circuit of the low PPI display panel, and a current at the microampere (uA) level is required to drive the pixel circuit of the low PPI display panel. That is, compared with the previous nanoampere level current, the current input to the pixel circuit of each pixel needs to be increased by hundreds to thousands of times, which will greatly increase the energy consumption of the low PPI display panel.
[0016] Based on this, the present application proposes a display panel, a method for manufacturing a display panel and a display device, which can solve the problem that when the existing pixel circuit needs to use microampere-level current to achieve the display brightness required by the display panel with a low pixel density unit, the current supply needs to be significantly changed and improved, which will significantly increase the energy consumption of the display panel. The pixel circuit can achieve the microampere-level current required by the display panel with a low pixel density unit without changing the nanoampere-level input current of the pixel current.
[0017] Figure 1 This is a block diagram of a display panel according to an embodiment of the present application. Figure 1 The display panel includes a plurality of light-emitting units and a circuit unit corresponding to each light-emitting unit.
[0018] In an embodiment of the present application, each of the multiple light-emitting units in the above-mentioned display panel can be a light-emitting structure in a pixel of the display panel, so that the above-mentioned pixel is lit according to preset brightness and color (for example, red, green or blue).
[0019] It is understandable that, for a display panel, it can provide an operating voltage to a light-emitting unit in a pixel through a pixel circuit of the display panel so that the light-emitting unit emits light for display. In an example, the light-emitting unit can be a light-emitting unit in a red pixel, a light-emitting unit in a green pixel, or a light-emitting unit in a blue pixel, which is not limited in the embodiments of the present application.
[0020] In an embodiment of the present application, the above-mentioned circuit unit includes multiple sub-circuits, and the above-mentioned sub-circuits include a positive voltage input terminal, a negative voltage input terminal and a data signal input terminal. The above-mentioned sub-circuits write the working voltage of the above-mentioned pixel to the working voltage output terminal of the above-mentioned sub-circuit in response to the data signal input from the respective signal input terminals.
[0021] Exemplarily, the above sub-circuit may be a pixel circuit, for example, a 9T1C pixel circuit, a 7T1C circuit, etc. Figure 2 As shown, Figure 2 It can be a circuit diagram of a single sub-circuit, and the single sub-circuit is a 9T1C circuit.
[0022] Further, such as Figure 2 As shown, the positive voltage input terminal may be a VDD input terminal, the negative voltage input terminal may be a VSS input terminal, and the data signal input terminal may be a DATA signal input terminal.
[0023] Exemplarily, when the voltage difference between the positive voltage input terminal and the negative voltage input terminal reaches a set voltage difference threshold, the subcircuit is triggered to start, and then the operating voltage input by the data signal input terminal is the operating voltage of the pixel corresponding to the subcircuit.
[0024] In an embodiment of the present application, the operating voltage output terminals of the above-mentioned multiple sub-circuits are connected in parallel to form the operating voltage writing terminal of the above-mentioned circuit unit, so as to synchronously write the operating voltage to the pixels corresponding to the above-mentioned multiple sub-circuits through the above-mentioned multiple sub-circuits.
[0025] It can be understood that in the embodiment of the present application, in order to significantly increase the current without changing the input current, this effect can be achieved by connecting multiple sub-circuits in parallel. Based on this, multiple sub-circuits are connected in parallel to form a circuit unit, and each circuit unit is connected to a light-emitting unit. A voltage is provided to the above-mentioned light-emitting unit to make it emit light, thereby making the pixel emit light according to the preset brightness and color.
[0026] Exemplarily, the above sub-circuit may be a single pixel circuit, and a plurality of pixel circuits are connected in parallel to form a pixel unit. Figure 1 As shown, Figure 1 That is, a circuit unit is formed by connecting multiple 9T1C circuits, that is, multiple pixel circuits in parallel.
[0027] It is understandable that, based on the above Figure 1 and Figure 2 It can be seen that the present application does not change the circuit structure of a single sub-circuit itself, but only changes the way in which the working voltage output end of the sub-circuit inputs voltage to the light-emitting unit, that is, the working voltages of multiple sub-circuits are connected in parallel so that their working currents are superimposed, and ultimately the current of each circuit unit, that is, the current obtained by the light-emitting unit, can be superimposed.
[0028] For example, for the circuit unit in the present application, what needs to be increased is the current, and the voltage of each port should remain unchanged. Based on this, the above-mentioned working voltage output terminals are connected in parallel, which means that the positive voltage input terminals between multiple sub-circuits, the negative voltage input terminals between multiple sub-circuits, and the data signal input terminals between multiple sub-circuits need to be connected in parallel. In this way, the voltage of the working voltage output terminal remains unchanged, and the current increases.
[0029] Exemplarily, the circuit units corresponding to the multiple sub-circuits include a light-emitting unit, and therefore the multiple sub-circuits synchronously write operating voltages to the corresponding pixels to light up the light-emitting unit, that is, to make the pixel emit light.
[0030] It can be seen that, for the light-emitting unit, the positive voltage input terminal and the negative voltage input terminal between the light-emitting unit and the circuit unit are electrically connected so as to drive the light-emitting unit according to the voltage drop generated between the positive voltage input terminal and the negative voltage input terminal. Therefore, the electrical connection points of the light-emitting unit in the circuit unit need to be connected in parallel with each other, and the voltage drop at the electrical connection point can trigger the driving of the light-emitting unit, and the working voltage output terminal includes the electrical connection point.
[0031] like Figure 3 As shown, in Figure 3 In the embodiment, the light emitting unit OLED is arranged at the electrical connection point 32 (working voltage output terminal) between the positive voltage input terminal and the negative voltage input terminal of the circuit unit composed of 9 sub-circuits 31, that is, Figure 3 The N4 points of each of the 9 sub-circuits are connected in parallel.
[0032] In the display panel provided by the present application, the display panel includes a plurality of light-emitting units and a circuit unit corresponding to each of the plurality of light-emitting units; the circuit unit includes a plurality of subcircuits, each of which includes a positive voltage input section, a negative voltage input section and a data signal input section, and the subcircuits write the working voltage of the pixel to the working voltage output end of their own subcircuits in response to the data signal input by the respective signal input sections; wherein the working voltage output ends of the plurality of subcircuits are connected in parallel to form the working voltage writing end of the circuit unit, so as to synchronously write the working voltage to the pixels corresponding to the plurality of subcircuits through the plurality of subcircuits. In this way, by connecting the plurality of subcircuits in parallel to form a circuit unit, the current of the circuit unit is increased several times, so that the voltage of the circuit units corresponding to the plurality of subcircuits remains unchanged and the current increases without changing the writing current and voltage of a single subcircuit, so that the pixel circuit of the display panel can be applied to display panels requiring large current.
[0033] Optionally, in an embodiment of the present application, the positive voltage input terminals of each sub-circuit in the same circuit unit are connected in parallel to form the positive voltage input terminal of the circuit unit, the negative voltage input terminals of each sub-circuit in the same circuit unit are connected in parallel to form the negative voltage input terminal of the circuit unit, and the data signal input terminals of each sub-circuit in the same circuit unit are connected in parallel to form the data signal input of the circuit unit.
[0034] Exemplarily, as described above, the circuit unit includes a plurality of sub-circuits, each of which includes its own positive voltage input terminal, negative voltage input terminal and data signal input terminal. The positive voltage input terminals, negative voltage input terminals and data unit input terminals of the plurality of sub-circuits are connected in parallel, thereby forming a negative voltage input terminal of the circuit unit, a positive voltage input terminal of the circuit unit and a data signal input terminal of the circuit unit. The voltage difference between the positive voltage and the negative voltage in the circuit unit remains unchanged, and the operating voltage of the data signal input terminal remains unchanged. The current is superimposed as the product of the current of each sub-circuit in the circuit unit and the number of the plurality of sub-circuits in the circuit unit.
[0035] Optionally, in an embodiment of the present application, the positive voltage input terminals of adjacent circuit units are connected in parallel, the negative voltage input terminals of adjacent circuit units are connected in parallel, and the data signal input terminals of adjacent circuit units are connected in parallel.
[0036] It can be understood that in the embodiment of the present application, the voltage input terminals of the sub-circuits in each circuit unit are connected in parallel (including the positive voltage input terminal, the negative voltage input terminal and the data signal input terminal of each sub-circuit). On this basis, in order to further increase the current, the positive voltage input terminals of adjacent circuit units can be connected in parallel, the negative voltage input terminals of adjacent circuit units can be connected in parallel, and the data signal input terminals of adjacent circuit units can be connected in parallel. Then, for the entire display panel, the voltage difference between the positive voltage and the negative voltage in each circuit unit remains unchanged, and the operating voltage of the data signal input terminal in each circuit unit remains unchanged, and the current is superimposed as the product of the current of each circuit unit in the multiple circuit units in the display panel and the number of the multiple circuit units.
[0037] In this way, by connecting adjacent circuit units in parallel, the circuit units in the display panel are connected in parallel to each other, resulting in a constant voltage and further superposition of current, thereby further significantly increasing the current of the display panel without changing the specific circuit structure of each sub-circuit.
[0038] Optionally, in an embodiment of the present application, the working voltage writing end of the above-mentioned circuit unit is electrically connected to the light-emitting unit corresponding to the above-mentioned circuit unit, and the above-mentioned light-emitting unit is electrically connected to the positive voltage input end and the negative voltage input end of the above-mentioned circuit unit.
[0039] When the voltage difference between the positive voltage input terminal and the negative voltage input terminal of the above-mentioned circuit unit meets the preset threshold value, the above-mentioned light-emitting unit is in the on state, the data signal input terminal of the above-mentioned circuit unit receives the data signal, and the working voltage is written to the pixel corresponding to the above-mentioned circuit unit through the working voltage writing terminal of the above-mentioned circuit unit to light up the above-mentioned light-emitting unit.
[0040] It can be understood from the foregoing that each circuit unit includes multiple sub-circuits, and each circuit unit includes a light-emitting unit. Therefore, each light-emitting unit is lit by the working voltage generated by the joint operation of multiple sub-circuits.
[0041] Furthermore, in one example, the light-emitting unit can be a component with unidirectional conduction performance, whereby it can be turned on by a voltage difference that meets a preset threshold value generated by the positive voltage input terminal and the negative voltage input terminal in the circuit unit, and receive a working voltage signal to light up the light-emitting unit based on its connection with the data signal input terminal.
[0042] Optionally, in an embodiment of the present application, each of the above-mentioned circuit units includes a closed first metal frame for transmitting positive pressure signals and a closed second metal frame for transmitting negative pressure signals, the orthographic projection range of the above-mentioned multiple sub-circuits is within the orthographic projection range of the above-mentioned first metal frame and within the orthographic projection range of the above-mentioned second metal frame, and the above-mentioned first metal frame and the above-mentioned second metal frame are insulated.
[0043] Exemplarily, the first metal frame is connected to the positive voltage input terminals of the multiple sub-circuits to connect the positive voltage input terminals of the multiple sub-circuits in parallel, and the second metal frame is used to connect the negative voltage input terminals of the multiple sub-circuits to connect the negative voltage input terminals of the multiple sub-circuits in parallel.
[0044] It can be understood that, without changing the circuit structure of each sub-circuit in the display panel itself, if it is necessary to connect the positive voltage input terminals of each sub-circuit in parallel, a closed first metal frame can be provided for each circuit unit, and multiple sub-circuit frames in the circuit unit are set therein, and are overlapped with the positive voltage input terminal of each sub-circuit, thereby completing the parallel connection of the positive voltage input terminals of multiple sub-circuits in the circuit unit; correspondingly, without changing the circuit structure of each sub-circuit in the display panel itself, if it is necessary to connect the negative voltage input terminals of each sub-circuit in parallel, a closed second metal frame can be provided for each circuit unit, and multiple sub-circuit frames in the circuit unit are set therein, and are overlapped with the negative voltage input terminal of each sub-circuit, thereby completing the parallel connection of the negative voltage input terminals of multiple sub-circuits in the circuit unit.
[0045] Furthermore, the first metal frame and the second metal frame are used to conduct positive voltage and negative voltage of the circuit unit respectively, and the voltage drop between the positive voltage and the negative voltage drives the light-emitting unit to turn on. Therefore, the first metal frame and the second metal frame should be insulated.
[0046] Exemplarily, the first metal frame and the second metal frame may be insulated by providing an insulating film layer.
[0047] It can be understood that, in the layout diagram corresponding to the sub-circuit, the positive voltage input terminal and the negative voltage input terminal of the sub-circuit in the circuit unit are located at fixed positions of the sub-circuit, wherein the positive voltage input terminals of multiple sub-circuits all extend in the same direction. Therefore, by setting a first metal frame at the position where the positive voltage input terminal of the circuit unit passes through, the positive voltage input terminals of multiple sub-circuits can be connected in parallel together. At the same time, for the negative voltage input terminal, a second metal frame can be set at the position where it passes through to overlap the negative voltage input terminal, so that the negative voltage input terminals of multiple sub-circuits can be connected in parallel together.
[0048] The following is an introduction to the overlapping method of the positive pressure input terminal and the first metal frame and the overlapping method of the negative pressure input terminal and the second metal frame in the embodiment of the present application: (1) Connection method between the positive pressure input terminal and the first metal frame Optionally, in an embodiment of the present application, the positive voltage input terminals of the above-mentioned multiple sub-circuits are connected in parallel with the first metal frame.
[0049] It can be understood that the first metal frame is made of metal material, and the positive voltage input terminals of multiple sub-circuits are also made of metal material. The positive voltage input terminals of multiple sub-circuits are connected in parallel with the first metal frame to form a parallel connection of the positive voltage input terminals of multiple sub-circuits.
[0050] In an example, the first metal frame may be any metal film layer in the display panel that can overlap the positive pressure input terminal.
[0051] Exemplarily, the positive voltage input terminals of the above-mentioned multiple sub-circuits extend from each of the above-mentioned sub-circuits to the overlapping manner of the above-mentioned first metal frame. When the multiple sub-circuits and the first metal frame are in the same film layer, they can be directly overlapped; when the multiple sub-circuits and the first metal frame are not in the same film layer, they can be overlapped through overlapping holes between two film layers.
[0052] Optionally, in an embodiment of the present application, the first metal frame and the positive pressure input end are both arranged on the SD2 film layer.
[0053] Exemplarily, the positive voltage input terminals of the plurality of sub-circuits extend from each of the sub-circuits to the first metal frame for connection in parallel.
[0054] like Figure 4 As shown, Figure 4 1 shows a circuit unit 41 in a display panel, which includes 9 sub-circuits 42, each of which includes an extended positive voltage input terminal 43. A first metal frame 44 is overlapped with the positive voltage input terminal 43 of each of the 9 sub-circuits 42 so that the positive voltage input terminals of the 9 sub-circuits 42 are connected in parallel.
[0055] The positive pressure input terminal 43 is located at the SD2 layer, and the first metal frame 44 is also located at the SD2 layer.
[0056] Specifically, Figures 5 to 7 As shown, Figure 5 for Figure 4 A partial enlarged view of the 46th. Figure 6 for Figure 4 A partial enlarged view of the 47th Figure 7 for Figure 5 and Figure 6 Side cross-sectional view of the mid-lap joint.
[0057] Depend on Figure 5 It can be seen that the first metal frame 44 and an extended positive voltage input terminal 43 of each sub-circuit include a plurality of overlapping points 51 at the overlapping point. Figure 6 It can be seen that the overlap includes a plurality of overlap points 61. Figure 7 As shown, Figure 7The SD2 layer 71 is the structure formed by the above-mentioned overlapping points 51 and 61, and is also a side cross-sectional view of the first metal frame 44. Figure 7 It also includes PLN1 layer 72, PLN2 layer 73, PVX layer 74, and SD1 layer 75.
[0058] Optionally, in an embodiment of the present application, the first metal frames between different circuit units are connected in parallel.
[0059] like Figure 8 As shown, in Figure 8 It can be seen that it includes multiple circuit units 81, each circuit unit 81 includes its own first metal frame 82, and the first metal frames 82 of different circuit units 81 are electrically connected in parallel, thereby completing the parallel connection of the positive voltage input terminals among the above-mentioned different circuit units.
[0060] Optionally, in an embodiment of the present application, the side of the orthographic projection range corresponding to the above-mentioned multiple sub-circuits away from the substrate in the above-mentioned display panel is covered with a first metal overlapping film layer, and the negative voltage input terminals of the above-mentioned multiple sub-circuits and the above-mentioned second metal frame are overlapped and connected in parallel through the above-mentioned first metal overlapping film layer.
[0061] It can be understood that in the embodiment of the present application, the negative voltage input terminal of each sub-circuit in the circuit unit is non-extended, that is, the negative voltage input terminal of each sub-circuit is arranged in the sub-circuit. In order to overlap the negative voltage input terminals in multiple sub-circuits with the second metal frame, the film layer of the second metal frame can be set to the same film layer as the negative voltage input terminal of the sub-circuit. Thereafter, the first metal overlapping film layer is covered on the side of the second metal frame and the negative voltage input terminal of the sub-circuit away from the substrate. The first metal overlapping film layer electrically connects the negative voltage input terminals of the multiple sub-circuits of the circuit unit within the range of the second metal frame, thereby connecting the negative voltage input terminals of the multiple sub-circuits of the circuit unit in parallel.
[0062] Optionally, in an embodiment of the present application, the negative voltage input terminal of each pixel circuit in the above-mentioned multiple sub-circuits and the above-mentioned second metal frame include: an SD2 film layer and an anode film layer located on the side of the above-mentioned SD2 film layer away from the substrate, and the above-mentioned first metal overlapping film layer is a cathode film layer located on the side of the above-mentioned anode film layer away from the substrate.
[0063] Exemplarily, the negative voltage input terminals in the plurality of sub-circuits and the second metal frame are connected in parallel via the cathode film layer.
[0064] Exemplarily, the first metal bonding film layer may be a cathode film layer.
[0065] like Fig. 9 and Fig.10 As shown, Fig. 9 and Fig.10is a top view of a circuit unit, which includes an area 91 where the negative voltage input terminals of the nine sub-circuits are located and an area 92 where the second metal frame is located. Fig.10 As shown, a first metal overlapping film layer, i.e., a cathode layer, covers the side of the substrate away from the display panel in the area 91 where the negative voltage input terminals of the nine sub-circuits are located and the area 92 where the second metal frame is located, overlapping the area 91 where the negative voltage input terminals of the nine sub-circuits are located and the area 92 where the second metal frame is located.
[0066] Fig.11 for Fig.10 The side cross-sectional view of the film layer where the second metal frame 92 is located and the area 91 where the negative pressure input terminals of the nine sub-circuits are located, Fig.11 It can be seen that Fig.10 The film layer of the second metal frame 92 includes the SD2 layer 94 and the anode film layer 95, and the film layer of the negative voltage output end of each of the nine sub-circuits includes the SD2 layer 94 and the anode film layer 95. Therefore, by covering the cathode layer 96 on the side of the SD2 layer 94 and the anode film layer 95 away from the substrate in the area where the circuit unit is located, the negative voltage output end 91 of the nine sub-circuits inside the pixel unit can be overlapped with the second metal frame 92. In addition, Fig.11 It also includes SD1 layer 97, PVX layer 98, PLN1 layer 99, PLN2 layer 100, and PDL layer 101.
[0067] It should be noted that Fig.11 The figure shows a film layer stacking of a display panel. Fig.11 The PVX layer may not be included in the film layers of other display panels other than the PVX layer.
[0068] Optionally, in an embodiment of the present application, the first metal frames between different circuit units are connected in parallel.
[0069] like Fig.12 As shown, in Fig.12 It can be seen that the area 111 where the negative voltage input terminals are located includes multiple circuit units, and each area 111 where the negative voltage input terminals are located includes its own second metal frame 112. The second metal frames 112 of the areas 111 where different negative voltage input terminals are located are electrically connected in parallel, thereby completing the parallel connection of the positive voltage input terminals in the above-mentioned different circuit units.
[0070] Optionally, in an embodiment of the present application, data signal input ends of the first circuit units in the same column among the plurality of circuit units are connected in parallel to each other and connected to a circuit board of the display panel.
[0071] It is understandable that if Fig.13 As shown, in Fig.13, a data signal input terminal in a circuit unit 121 is shown. It can be seen that a circuit unit 121 includes 9 sub-circuits 122, each of which includes a data signal input terminal 123. Through the arrangement of the 9 sub-circuits 122 and the aforementioned parallel connection, three data signal input terminals 123 are finally extended from each circuit unit 121. At the same time, one circuit unit 121 corresponds to one light-emitting unit, that is, one pixel. Next, as Fig.14 As shown, Fig.14 The figure shows the connection of the data signal input terminals of multiple circuit units 121. As described above, the three data signal input terminals 123 between different circuit units 121 are connected in parallel. Finally, the three data signal input terminals at the circuit unit 121 closest to the edge of the display panel are combined into one data signal input terminal, and finally led to the display circuit of the display panel or the flexible circuit board of the display panel.
[0072] Compared with the previous punching design, this design of the data signal line can greatly reduce the resistance, and the line resistance is much smaller than the via resistance. This can reduce the resistance of the data signal line, thereby increasing the charging time and charging rate, thereby improving the uniformity of the panel brightness.
[0073] Fig.15 FIG. 1 is a flow chart of a method for manufacturing a display panel provided by an embodiment of the present application. The method may be performed by a manufacturing device for a display panel. Fig.15 As shown, the display panel includes a plurality of light-emitting units and a circuit unit corresponding to each light-emitting unit, the circuit unit includes a plurality of sub-circuits, the sub-circuits include a positive voltage input terminal, a negative voltage input terminal and a data signal input terminal, the sub-circuits write the working voltage of the pixel to the working voltage output terminal of the sub-circuits in response to the data signals input from the respective signal input terminals, and the method includes the following steps 301-303: Step 301: etching a first film layer corresponding to the positive voltage input terminals of a plurality of sub-circuits in the display panel through a first mask, so that the positive voltage input terminals of the plurality of sub-circuits are connected in parallel; Step 302: etching the second film layer corresponding to the negative voltage input terminals of the multiple sub-circuits in the display panel through the second mask and covering the third film layer on the side of the second film layer away from the substrate, so that the negative voltage input terminals of the multiple sub-circuits are connected in parallel; Step 303: connecting the operating voltage output terminals of the multiple sub-circuits in the display panel in parallel to form the operating voltage writing terminal of the circuit unit, so as to synchronously write the operating voltage to the pixels corresponding to the multiple sub-circuits through the multiple sub-circuits; Exemplarily, the positive voltage input terminals of the plurality of sub-circuits are insulated from the negative voltage input terminals of the plurality of sub-circuits.
[0074] In a possible embodiment, the first film layer corresponding to the positive voltage input terminals of the multiple sub-circuits in the display panel is etched through the first mask to generate the positive voltage input terminals so that the positive voltage input terminals of the multiple sub-circuits are connected in parallel. The method for manufacturing the display panel disclosed in the present application includes: etching the first film layer corresponding to the positive voltage input terminals of the multiple sub-circuits in the display panel through the first mask to generate the positive voltage input terminals of the multiple sub-circuits and a closed first metal frame; the first metal frame is overlapped with the positive voltage input terminals of the multiple sub-circuits and enables the positive voltage input terminals of the multiple sub-circuits to transmit positive voltage signals in parallel.
[0075] In a possible embodiment, in the method for manufacturing a display panel disclosed in the present application, the first film layer is an SD2 film layer.
[0076] In a possible embodiment, the second film layer corresponding to the negative pressure input ends of the multiple sub-circuits in the display panel is etched through the second mask and the third film layer is covered on the side of the second film layer away from the substrate, so that the negative pressure input ends of the multiple sub-circuits are connected in parallel. In the method for manufacturing the display panel disclosed in the present application, it includes: etching the second film layer corresponding to the negative pressure input ends of the multiple sub-circuits in the display panel through the second mask to generate negative pressure input ends of the multiple sub-circuits and a closed second metal frame; covering the third film layer on the side of the second film layer away from the substrate, and overlapping the negative pressure input ends of the multiple sub-circuits corresponding to the second film layer and the second metal frame through the third film layer to transmit negative pressure signals in parallel.
[0077] In a possible embodiment, in the method for manufacturing a display panel disclosed in the present application, the second film layer includes an SD2 layer and an anode film layer, and the third film layer includes a cathode film layer.
[0078] The present application also provides a computer-readable storage medium on which a computer program is stored. When the program is executed by a processor, the training rule determination method described in the present application is implemented. For example, the following can be executed: Fig.15 The individual steps of the method are shown.
[0079] The present invention provides a computer program product, which includes instructions that are executed by a processor when the processor executes the instructions. Fig.15 The individual steps of the method are shown.
[0080] It should be noted that although the operations of the method of the present invention are described in a particular order in the drawings, this does not require or imply that the operations must be performed in this particular order or that all illustrated operations must be performed to achieve desired results.
[0081] Reference below Fig.16, Fig.16 FIG. 1 is a schematic diagram showing a structure of a computer device suitable for implementing an embodiment of the present application. Fig.16 As shown, the computer system 1700 includes a central processing unit (CPU) 1701, which can perform various appropriate actions and processes according to the program stored in the read-only memory (ROM) 1702 or the program loaded from the storage part 1708 to the random access memory (RAM) 1703. In the RAM 1703, various programs and data required for the operation instructions of the system are also stored. The CPU 1701, the ROM 1702, and the RAM 1703 are connected to each other through a bus 1704. An input / output (I / O) interface 1705 is also connected to the bus 1704.
[0082] The following components are connected to the I / O interface 1705: an input section 1706 including a keyboard, a mouse, etc.; an output section 1707 including a cathode ray tube (CRT), a liquid crystal display (LCD), etc., and a speaker, etc.; a storage section 1708 including a hard disk, etc.; and a communication section 1709 including a network interface card such as a LAN card, a modem, etc. The communication section 1709 performs communication processing via a network such as the Internet. A drive 1710 is also connected to the I / O interface 1705 as needed. A removable medium 1711, such as a magnetic disk, an optical disk, a magneto-optical disk, a semiconductor memory, etc., is installed on the drive 1710 as needed, so that a computer program read therefrom is installed into the storage section 1708 as needed.
[0083] In particular, according to an embodiment of the present application, the above reference flow chart Fig.15 The described process can be implemented as a computer software program. For example, an embodiment of the present application includes a computer program product, which includes a computer program carried on a computer-readable medium, and the computer program includes a program code for executing the method shown in the flowchart. In such an embodiment, the computer program includes a program code for executing the method shown in the flowchart. In such an embodiment, the computer program can be downloaded and installed from a network through the communication part 1709, and / or installed from a removable medium 1711. When the computer program is executed by the central processing unit (CPU) 1701, the above-mentioned functions defined in the system of the present application are executed.
[0084] It should be noted that the computer-readable medium shown in the present application may be a computer-readable signal medium or a computer-readable storage medium or any combination of the above two. The computer-readable storage medium may be, for example, but not limited to, an electrical, magnetic, optical, electromagnetic, infrared, or semiconductor system, device or device, or any combination of the above. More specific examples of computer-readable storage media may include, but are not limited to: an electrical connection with one or more wires, a portable computer disk, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber, a portable compact disk read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the above. In the present application, a computer-readable storage medium may be any tangible medium containing or storing a program that can be used by or in combination with an instruction execution system, device or device. In the present application, a computer-readable signal medium may include a data signal propagated in a baseband or as part of a carrier wave, which carries a computer-readable program code. This propagated data signal may take a variety of forms, including but not limited to electromagnetic signals, optical signals, or any suitable combination of the above. Computer-readable signal media may also be any computer-readable medium such as a computer-readable storage medium that can send, propagate or transmit a program for use by or in conjunction with an instruction execution system, device or device. The program code contained on the computer-readable medium may be transmitted using any appropriate medium, including but not limited to: wireless, wire, optical cable, RF, etc., or any suitable combination of the above.
[0085] The flow chart and block diagram in the accompanying drawings illustrate the possible architecture, functions and operating instructions of the system, method and computer program product according to various embodiments of the present application. In this regard, each box in the flow chart or block diagram can represent a module, a program segment or a part of a code, and the aforementioned module, program segment or a part of a code contains one or more executable instructions for realizing the specified logical function. It should also be noted that in some implementations as replacements, the functions marked in the box can also occur in a sequence different from that marked in the accompanying drawings. For example, the boxes represented by two connections can actually be executed substantially in parallel, and they can sometimes be executed in the opposite order, depending on the functions involved. It should also be noted that each box in the block diagram and / or flow chart, and the combination of the boxes in the block diagram and / or flow chart can be implemented with a dedicated hardware-based system that performs a specified function or operating instruction, or can be implemented with a combination of dedicated hardware and computer instructions.
[0086] The units or modules involved in the embodiments described in the present application may be implemented by software or hardware. The units or modules described may also be set in a processor. For example, it may be described as: a processor includes a first receiving module, a second receiving module, and a sending module. The names of these units or modules do not, in some cases, constitute limitations on the units or modules themselves.
[0087] As another aspect, the present application further provides a computer-readable storage medium, which may be included in the electronic device described in the above embodiment, or may exist independently without being assembled into the electronic device. The above computer-readable storage medium stores one or more programs, and when the above programs are used by one or more processors to execute the method for manufacturing a display panel described in the present application.
[0088] The above description is only a preferred embodiment of the present application and an explanation of the technical principles used. Those skilled in the art should understand that the scope of disclosure involved in the present application is not limited to the technical solution formed by a specific combination of the above technical features, but should also cover other technical solutions formed by any combination of the above technical features or their equivalent features without departing from the aforementioned disclosed concept. For example, the above features are replaced with the technical features with similar functions disclosed in the present application (but not limited to) by each other to form a technical solution.
Claims
1. A display panel, characterized in that: The display panel includes a plurality of light-emitting units and circuit units corresponding to each light-emitting unit; The circuit unit includes a plurality of sub-circuits, each of which includes a positive voltage input terminal, a negative voltage input terminal, and a data signal input terminal, and each of which writes the working voltage of the pixel to the working voltage output terminal of the sub-circuit in response to a data signal input from the respective signal input terminals; The operating voltage output terminals of the multiple sub-circuits are connected in parallel to form an operating voltage writing terminal of the circuit unit, so as to synchronously write the operating voltage to the pixels corresponding to the multiple sub-circuits through the multiple sub-circuits.
2. The display panel according to claim 1, characterized in that: The positive voltage input terminals of each sub-circuit in the same circuit unit are connected in parallel to form the positive voltage input terminal of the circuit unit, the negative voltage input terminals of each sub-circuit in the same circuit unit are connected in parallel to form the negative voltage input terminal of the circuit unit, and the data signal input terminals of each sub-circuit in the same circuit unit are connected in parallel to form the data signal input terminal of the circuit unit.
3. The display panel according to claim 1, characterized in that: The positive voltage input terminals of adjacent circuit units are connected in parallel, the negative voltage input terminals of adjacent circuit units are connected in parallel, and the data signal input terminals of adjacent circuit units are connected in parallel.
4. The display panel according to claim 1, characterized in that: The working voltage writing end of the circuit unit is electrically connected to the light-emitting unit corresponding to the circuit unit, and the light-emitting unit is electrically connected to the positive voltage input end and the negative voltage input end of the circuit unit; When the voltage difference between the positive voltage input terminal and the negative voltage input terminal of the circuit unit meets the preset threshold, the light-emitting unit is in the on state, the data signal input terminal of the circuit unit receives the data signal, and the working voltage is written to the pixel corresponding to the circuit unit through the working voltage writing terminal of the circuit unit to light up the light-emitting unit.
5. The display panel according to claim 1, characterized in that: Each circuit unit comprises a closed first metal frame for transmitting a positive voltage signal and a closed second metal frame for transmitting a negative voltage signal, the orthographic projection range of the plurality of sub-circuits is within the orthographic projection range of the first metal frame and within the orthographic projection range of the second metal frame, and the first metal frame and the second metal frame are insulated from each other; The first metal frame is connected to the positive voltage input terminals of the multiple sub-circuits to connect the positive voltage input terminals of the multiple sub-circuits in parallel, and the second metal frame is used to connect the negative voltage input terminals of the multiple sub-circuits to connect the negative voltage input terminals of the multiple sub-circuits in parallel.
6. The display panel according to claim 5, characterized in that: The positive voltage input terminals of the plurality of sub-circuits are connected in parallel with the first metal frame.
7. The display panel according to claim 6, characterized in that: The first metal frame and the positive pressure input terminal are both arranged on the SD2 film layer; The positive voltage input terminals of the plurality of sub-circuits extend from each of the sub-circuits to the first metal frame and are connected in parallel.
8. The display panel according to claim 5, characterized in that: The side of the orthographic projection range corresponding to the multiple sub-circuits away from the substrate in the display panel is covered with a first metal overlapping film layer, and the negative voltage input terminals of the multiple sub-circuits and the second metal frame are overlapped and connected in parallel through the first metal overlapping film layer.
9. The display panel according to claim 8, characterized in that: The negative voltage input terminal of each pixel circuit in the plurality of sub-circuits and the second metal frame include: an SD2 film layer and an anode film layer located on a side of the SD2 film layer away from the substrate, and the first metal overlapping film layer is a cathode film layer located on a side of the anode film layer away from the substrate; The negative voltage input terminals in the multiple sub-circuits and the second metal frame are connected in parallel via the cathode film layer.
10. The display panel according to claim 1, characterized in that: The data signal input ends of the first circuit units in the same column among the plurality of circuit units are connected in parallel to each other and are connected to the circuit board of the display panel.
11. A method for manufacturing a display panel, characterized in that: The display panel includes a plurality of light-emitting units and a circuit unit corresponding to each light-emitting unit, the circuit unit includes a plurality of sub-circuits, the sub-circuits include a positive voltage input terminal, a negative voltage input terminal and a data signal input terminal, the sub-circuits write the working voltage of the pixel to the working voltage output terminal of the sub-circuits in response to the data signals input from the respective signal input terminals, and the method includes: Etching the first film layer corresponding to the positive voltage input terminals of the plurality of sub-circuits in the display panel through the first mask so that the positive voltage input terminals of the plurality of sub-circuits are connected in parallel; Etching the second film layer corresponding to the negative voltage input terminals of the multiple sub-circuits in the display panel through the second mask and covering the third film layer on the side of the second film layer away from the substrate, so that the negative voltage input terminals of the multiple sub-circuits are connected in parallel; The operating voltage output terminals of the multiple sub-circuits in the display panel are connected in parallel to form an operating voltage writing terminal of the circuit unit, so as to synchronously write the operating voltage to the pixels corresponding to the multiple sub-circuits through the multiple sub-circuits; The positive voltage input terminals of the plurality of sub-circuits are insulated from the negative voltage input terminals of the plurality of sub-circuits.
12. The method according to claim 11, characterized in that Etching a first film layer corresponding to the positive voltage input terminals of a plurality of sub-circuits in the display panel through a first mask to generate the positive voltage input terminals so that the positive voltage input terminals of the plurality of sub-circuits are connected in parallel, comprising: Etching the first film layer corresponding to the positive voltage input terminals of the multiple sub-circuits in the display panel through the first mask to generate the positive voltage input terminals of the multiple sub-circuits and a closed first metal frame; The first metal frame is overlapped with the positive voltage input terminals of the multiple sub-circuits so that the positive voltage input terminals of the multiple sub-circuits transmit positive voltage signals in parallel.
13. The method according to claim 11, characterized in that The step of etching the second film layer corresponding to the negative voltage input terminals of the plurality of sub-circuits in the display panel through the second mask and covering the third film layer on the side of the second film layer away from the substrate so that the negative voltage input terminals of the plurality of sub-circuits are connected in parallel comprises: The second film layer corresponding to the negative voltage input terminals of the multiple sub-circuits in the display panel is etched through the second mask to generate the negative voltage input terminals of the multiple sub-circuits and a closed second metal frame; The third film layer is covered on a side of the second film layer away from the substrate, and the negative pressure input ends of the plurality of sub-circuits corresponding to the second film layer are overlapped and connected with the second metal frame in parallel to transmit negative pressure signals through the third film layer.
14. A display device, characterized in that: The display device comprises the display panel according to any one of claims 1 to 10.
Citation Information
Patent Citations
Pixel circuit and display panel
CN107039002A
Pixel driving device and method of silicon-based light-emitting unit and display panel
CN113450712A
Driving circuit, display panel and electronic equipment
CN113470569A
Pixel circuit, display panel and display device
CN115424585A
Pixel unit, display substrate, driving method of display substrate and display device
CN117546224A