An intelligent optimization algorithm for analog circuits based on domain knowledge

Through the intelligent optimization algorithm of analog circuits based on domain knowledge, the Latin hypercube sampling and automatic simulation module are used, combined with the domain knowledge base and evolutionary operator, the blindness and local optimization problems of analog circuit optimization algorithm are solved, and efficient global optimal solution discovery is achieved.

CN119443019BActive Publication Date: 2025-05-13SICHUAN TIANCHENG BOYUAN ENTERPRISE MANAGEMENT CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202411679764.8
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Priority Date
2024-06-05
Filing Date
2024-11-22
Publication Date
2025-05-13
Estimated Expiration
2044-11-22

AI Technical Summary

Technical Problem

Existing analog circuit optimization algorithms are blind when searching for parameter space, and it is difficult to effectively balance multiple conflicting targets, easily fall into local optimal solutions, and cannot find the global optimal circuit design solution.

Method used

The intelligent optimization algorithm of simulation circuit based on domain knowledge is adopted, and the initial population is generated through Latin hypercube sampling, and the automatic simulation module is called for simulation. Combined with the domain knowledge base and evolution operator, non-dominant sorting and reference point-based sorting, appropriate heuristic rules and cross-mutation operators are selected to generate high-quality solutions.

Benefits of technology

The quality of the exploration process and solution of feasible solutions is improved, and the premature convergence to the local optimal solution is avoided. It can effectively balance the goals in multi-objective optimization scenarios and find the global optimal circuit design solution.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119443019B_ABST
    Figure CN119443019B_ABST
Patent Text Reader

Abstract

The present invention provides an analog circuit intelligent optimization algorithm based on domain knowledge, which relates to the field of analog circuit technology, including S1, sampling to generate an initial population; S2, simulating the initial population; S3, judging the evolutionary state of the initial population, and selecting different evolution operators; S4, merging the offspring population with the initial population to obtain a temporary population; S5, performing non-dominated sorting on the temporary population to obtain a non-dominated order; S6, sorting the temporary population that obtains the non-dominated order based on a reference point to obtain a sequence based on a reference point; S7, combining the sequence based on the reference point, using a niche retention strategy to select individuals in the temporary population as new offspring populations; S8, setting the maximum value of the number of iterations, and when the number of iterations does not reach the maximum value, looping steps S3-S7; when the number of iterations reaches the maximum value, the algorithm ends. The beneficial effects of the present invention are: improving the feasible solution exploration process, and the generated solution quality is high.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the field of analog circuit technology, and in particular to an analog circuit intelligent optimization algorithm based on domain knowledge. Background Art

[0002] Analog circuits play a vital role in modern electronic systems and are widely used in many fields such as communications, signal processing, and sensor interfaces. Traditional analog circuit design methods often rely on the designer's experience and repeated trial and error. Designers need to manually select circuit topology and component parameters based on specific circuit functions and performance requirements. Since the component parameters in analog circuits are interrelated and have a nonlinear impact on circuit performance, this manual design method is not only time-consuming and labor-intensive, but it is also difficult to ensure that the designed circuit can achieve optimal performance.

[0003] In order to improve the efficiency and quality of analog circuit design, many analog circuit optimization algorithms have emerged. Common optimization algorithms include genetic algorithms, particle swarm optimization algorithms, etc. However, existing optimization algorithms are often blind when searching parameter space. For example, in genetic algorithms, crossover and mutation operations are performed randomly, which may produce a large number of individuals that do not conform to the actual circuit design rules, resulting in low efficiency in exploring feasible solutions. Secondly, in multi-objective optimization scenarios, existing optimization algorithms are difficult to effectively balance multiple conflicting objectives, and are prone to falling into local optimal solutions and failing to find the global optimal circuit design solution.

[0004] How to solve the above technical problems is the subject faced by the present invention. Summary of the invention

[0005] In order to address the deficiencies of the prior art, the present invention provides an intelligent optimization algorithm for analog circuits based on domain knowledge, which improves the feasible solution exploration process and generates high-quality solutions.

[0006] The technical solution adopted by the present invention to solve the technical problem is: the present invention provides an analog circuit intelligent optimization algorithm based on domain knowledge, comprising the following steps:

[0007] S1. Generate the initial population using Latin hypercube sampling ;

[0008] S2, call the automatic simulation module of Virtuoso software to calculate the initial population Conduct simulation;

[0009] S3. Determine the initial population based on the population evaluation index HV The evolutionary state of the knowledge base evolution operator or the conventional crossover operator is selected to generate the offspring population;

[0010] S30. Create a knowledge base in the field of analog circuits And calculate the population evaluation index HV;

[0011] S31. After every 5 iterations, compare the difference between the performance index of the current population and the previous 5 generations. If the performance index of the current population is greater than 0.5, select the conventional crossover and mutation operators to generate offspring. , and jump to step S33; if the performance index of the current population is less than or equal to 0.5, continue to execute step S32;

[0012] S32. For individual goals , the algorithm performs = Preset priorities and determine the target weights in individuals according to the priorities , Whether the circuit design standard is met:

[0013] If the target component corresponding to a certain priority , If the standard is not met, use the analog circuit domain knowledge base Generate new individuals using the heuristic rules corresponding to the indicators in ;

[0014] If the target components corresponding to all priorities , If all meet the requirements, find the target component with the highest priority in the current individual and use the analog circuit domain knowledge base Generate new individuals using the heuristic rules corresponding to the indicators in ;

[0015] S33, call the automatic simulation module of Virtuoso software to calculate the code or The target value of an individual in the population ;

[0016] The analog circuit domain knowledge base include:

[0017] Gain-bandwidth product rule: If the gain-bandwidth product does not meet the design standard, increase the bias n-tube width and input bias tube width ;

[0018] Common mode rejection ratio rule: If the common mode rejection ratio does not meet the design standard, increase the input tube length And output pipe length ;

[0019] Power Supply Rejection Ratio Rule: If the power supply rejection ratio does not meet the circuit design standard, reduce the input tube width ;

[0020] Slew rate rule: If the slew rate does not meet the design standard, reduce the compensation capacitance ;

[0021] S4. The offspring population or With the initial population Merge to get temporary population ;

[0022] S5. Temporary population Perform non-dominated sorting to get non-dominated order ;

[0023] S6, get a non-dominated order Temporary population Perform reference point based sorting to obtain a reference point based sequence ;

[0024] S7, combined with reference point-based sequence , using a niche retention strategy in temporary populations Select individuals as the offspring population NP;

[0025] S8. Set the maximum number of iterations. When the number of iterations does not reach the maximum value, loop through steps S3-S7. When the number of iterations reaches the maximum value, the algorithm ends.

[0026] Preferably, the step S2 calls the automatic simulation module of the software Virtuoso to simulate the initial population, and the specific steps are as follows:

[0027] S20, initializing parameters and converting parameter formats: using MATLAB to generate initial design parameters of the circuit, and using an algorithm to convert these parameters into a simulation parameter format suitable for the automatic simulation module of the software Virtuoso;

[0028] S21, using MATLAB to generate corresponding Ocean scripts for parameters applicable to the Virtuoso automatic simulation module;

[0029] S22. Run the Ocean script to implement a single circuit simulation.

[0030] S23. After the simulation is completed, the Ocean script transmits the simulation result data back to the algorithm, and the algorithm analyzes and processes the simulation result data.

[0031] The beneficial effects of the present invention are: the exploration process of feasible solutions is improved and the quality of the solution finally generated is high. The use of Latin hypercube sampling to generate the initial population can select sample points more evenly and comprehensively in the parameter space, ensuring that the initial population has good diversity and representativeness. Create an analog circuit field knowledge base, judge the evolutionary state of the population, and select different evolutionary operators according to different evolutionary states, effectively improving the efficiency of feasible solution exploration. The population is non-dominated sorted, sorted based on reference points, and individuals are selected as offspring populations in the temporary population using a niche retention strategy, which enhances the ability to handle complex multi-objective problems and avoids premature convergence to a local optimal solution. Set the population target priority, and judge whether the circuit design standard is met in turn according to the population target priority, select the corresponding heuristic rules to generate offspring, and effectively improve the quality of the solution. BRIEF DESCRIPTION OF THE DRAWINGS

[0032] Figure 1 It is a flow chart of the steps of the present invention.

[0033] Figure 2 Schematic diagram of the specific process of step S2 of the present invention.

[0034] Figure 3 Schematic diagram of the specific process of step S3 of the present invention.

[0035] Figure 4 4 is a circuit diagram of a two-stage operational amplifier in an embodiment of the present invention. DETAILED DESCRIPTION

[0036] In order to clearly illustrate the technical features of this solution, this solution is described below through specific implementation methods.

[0037] See also Figures 1 to 4 As shown, this embodiment provides an analog circuit intelligent optimization algorithm KLNSGA-III based on domain knowledge, including the following steps:

[0038] S1. Generate the initial population using Latin hypercube sampling .

[0039] S2, call the automatic simulation module of Virtuoso software to calculate the initial population Perform simulation.

[0040] S20, initializing parameters and converting parameter formats: using MATLAB to generate initial design parameters of the circuit, and using an algorithm to convert these parameters into a simulation parameter format suitable for the automatic simulation module of the software Virtuoso;

[0041] S21. Generate the corresponding Ocean script using MATLAB for the parameters applicable to the Virtuoso automatic simulation module.

[0042] S22. Run the Ocean script to implement a single circuit simulation.

[0043] S23. After the simulation is completed, the Ocean script transmits the simulation result data back to the algorithm, and the algorithm analyzes and processes the simulation result data.

[0044] S3. Determine the initial population based on the population evaluation index HV The evolutionary state of the selected candidate is to choose to use the knowledge base evolution operator or the conventional crossover operator to generate offspring.

[0045] S30. Create a knowledge base in the field of analog circuits And calculate the population evaluation index HV;

[0046] S31. After every 5 iterations, compare the difference between the performance index of the current population and the previous 5 generations. If the performance index of the current population is greater than 0.5, indicating that the population is in a normal iteration process, then select the conventional crossover and mutation operators to generate offspring. , and jump to step S33; if the performance index of the current population is less than or equal to 0.5, it means that the population is in a state of evolutionary stagnation, and then continue to execute step S32;

[0047] S32. For individual goals , the algorithm performs = Preset priorities and determine the target weights in individuals according to the priorities , Whether the circuit design standard is met:

[0048] If the target component corresponding to a certain priority , If the standard is not met, use the analog circuit domain knowledge base The heuristic rule corresponding to the indicator in generates the offspring ;

[0049] If the target components corresponding to all priorities , If all meet the requirements, find the target component with the highest priority in the current individual and use the analog circuit domain knowledge base The heuristic rule corresponding to the indicator in generates the offspring ;

[0050] S33, call the automatic simulation module calculation of the software Virtuoso or The target value of an individual in the population .

[0051] Analog Circuit Knowledge Base include:

[0052] Gain-bandwidth product rule: If the gain-bandwidth product does not meet the design standard, increase the bias n-tube width and input bias tube width ;

[0053] Common mode rejection ratio rule: If the common mode rejection ratio does not meet the design standard, increase the input tube length And output pipe length ;

[0054] Power Supply Rejection Ratio Rule: If the power supply rejection ratio does not meet the circuit design standard, reduce the input tube width ;

[0055] Slew rate rule: If the slew rate does not meet the design standard, reduce the compensation capacitance .

[0056] S4. or With the initial population Merge to get temporary population .

[0057] S5. Temporary population Perform non-dominated sorting to get non-dominated order .

[0058] S6, get a non-dominated order Temporary population Perform reference point based sorting to obtain a reference point based sequence .

[0059] S7, combined with reference point-based sequence , using a niche retention strategy in temporary populations Select individuals as the offspring population NP.

[0060] S8. Set the maximum number of iterations. When the number of iterations does not reach the maximum value, execute steps S3-S7 in a loop. When the number of iterations reaches the maximum value, the algorithm ends.

[0061] Next, the optimization of a secondary operational amplifier is taken as an example to illustrate the effectiveness and high efficiency of the algorithm KLNSGA-III proposed in this embodiment. Figure 4The circuit diagram of the secondary operational amplifier is shown in Figure 1. The circuit includes four parts: the first-stage input stage amplifier circuit, the second-stage amplifier circuit, the bias circuit and the phase compensation circuit. The input stage amplifier circuit consists of M1~M5. M1 and M2 form a PMOS differential input pair. Compared with the single-ended input, the differential input can effectively suppress the common-mode signal interference; M3 and M4 current mirrors are active loads; M5 provides a constant bias current for the first stage. The output stage amplifier circuit consists of M6 and M7. M6 is a common source amplifier, and M7 provides a constant bias current for it and serves as the second-stage output load. The phase compensation circuit consists of M14 and Cc. M14 works in the linear region and can be equivalent to a resistor. Together with the capacitor Cc, it is connected between the second-stage input and output to form an RC Miller compensation. The bias circuit consists of M8~M13 and RB, which is a common source and common gate Widlar current source. M8 and M9 have the same width-to-length ratio. Compared with M13, M12 has a resistor RB added to the source to form a micro current source and generate current IB. Symmetrical M11 and M12 form a common source and common gate structure to reduce the current error caused by the channel length modulation effect. While providing bias current, it also provides bias voltage for the M14 gate.

[0062] The decision variables and their constraint values ​​of the circuit are shown in Table 1. Table 2 shows the performance index values ​​and constraints of the two-stage operational amplifier circuit. The process library of the experimental circuit is selected to use the tsmcN22 process library for simulation.

[0063] Table 1 Decision variables and constraints for the two-stage operational amplifier problem

[0064]

[0065] Table 2 Performance indicators and their compliance values ​​of the second-stage operational amplifier

[0066]

[0067] In order to illustrate the advancedness of the algorithm KLNSGA-III proposed in this embodiment, the present invention selects NSGA-III based on the reference point as the comparison algorithm. The experimental environment is MATLAB 2018a under the Linux system, and the circuit simulation platform is Candence Virtuoso IC618. At the same time, in order to ensure the fairness of this experiment, NSGA-III adopts the evolutionary operator setting recommended by the algorithm, and the population size of KLNAGS-III and NSGA-III is The size is set to 50, Set to 50, each algorithm is run 5 times independently, and the maximum value of each target in each run is taken, and the average of the 5 recorded target values ​​is calculated. The running results are shown in Table 3.

[0068] Table 3 Comparison of experimental results between KLNSGA-III and NSGA-III

[0069]

[0070] Table 3 shows the maximum value of each performance index of KLNSGA-III and NSGA-III in each optimization of the secondary operational amplifier test and the average value of the maximum value of each performance index of the five optimization results. It can be seen that both algorithms can meet the design standard of the circuit in the final optimization, but by comparing the optimization results of KLNSGA-III and NSGA-III, it can be seen that the analog circuit knowledge can obtain better performance indicators under the same number of evaluations, which proves that the method proposed in the present invention can quickly and effectively optimize the analog circuit.

[0071] Technical features not described in the present invention can be achieved through or by adopting existing technologies and will not be described in detail here. Of course, the above description is not a limitation of the present invention, and the present invention is not limited to the above examples. Changes, modifications, additions or substitutions made by ordinary technicians in this technical field within the essential scope of the present invention should also fall within the scope of protection of the present invention.

Claims

1. An intelligent optimization algorithm for analog circuits based on domain knowledge, characterized in that: The following steps are involved: S1. Generate the initial population using Latin hypercube sampling ; S2, call the automatic simulation module of Virtuoso software to calculate the initial population Conduct simulation; S3. Determine the initial population based on the population evaluation index HV The evolutionary state of the knowledge base evolution operator or the conventional crossover operator is selected to generate the offspring population; S30. Create a knowledge base in the field of analog circuits And calculate the population evaluation index HV; S31. After every 5 iterations, compare the difference between the performance index of the current population and the previous 5 generations. If the performance index of the current population is greater than 0.5, select the conventional crossover and mutation operators to generate offspring. , and jump to step S33; if the performance index of the current population is less than or equal to 0.5, continue to execute step S32; S32. For individual goals , the algorithm performs = Preset priorities and determine the target weights in individuals according to the priorities , Whether the circuit design standard is met: If the target component corresponding to a certain priority , If the standard is not met, use the analog circuit domain knowledge base Generate new individuals using the heuristic rules corresponding to the indicators in ; If the target components corresponding to all priorities , If all meet the requirements, find the target component with the highest priority in the current individual and use the analog circuit domain knowledge base Generate new individuals using the heuristic rules corresponding to the indicators in ; S33, call the automatic simulation module of Virtuoso software to calculate the code or The target value of an individual in the population ; The analog circuit domain knowledge base include: Gain-bandwidth product rule: If the gain-bandwidth product does not meet the design standard, increase the bias n-tube width and input bias tube width ; Common mode rejection ratio rule: If the common mode rejection ratio does not meet the design standard, increase the input tube length And output pipe length ; Power Supply Rejection Ratio Rule: If the power supply rejection ratio does not meet the circuit design standard, reduce the input tube width ; Slew rate rule: If the slew rate does not meet the design standard, reduce the compensation capacitance ; S4. The offspring population or With the initial population Merge to get temporary population ; S5. Temporary population Perform non-dominated sorting to get non-dominated order ; S6, get a non-dominated order Temporary population Perform reference point based sorting to obtain a reference point based sequence ; S7, combined with reference point-based sequence , using a niche retention strategy in temporary populations Select individuals as the offspring population NP; S8. Set the maximum number of iterations. When the number of iterations does not reach the maximum value, loop through steps S3-S7. When the number of iterations reaches the maximum value, the algorithm ends.

2. The analog circuit intelligent optimization algorithm based on domain knowledge according to claim 1 is characterized in that: The step S2 calls the automatic simulation module of the software Virtuoso to perform a simulation on the initial population. To perform simulation processing, the specific steps are as follows: S20, initializing parameters and converting parameter formats: using MATLAB to generate initial design parameters of the circuit, and using an algorithm to convert these parameters into a simulation parameter format suitable for the automatic simulation module of the software Virtuoso; S21, using MATLAB to generate corresponding Ocean scripts for parameters applicable to the Virtuoso automatic simulation module; S22. Run the Ocean script to implement a single circuit simulation. S23. After the simulation is completed, the Ocean script transmits the simulation result data back to the algorithm, and the algorithm analyzes and processes the simulation result data.

Citation Information

Patent Citations

  • Multi-scene multi-target problem optimization method and device, electronic equipment and storage medium

    CN118095070A

  • Trustworthy structural synthesis and expert knowledge extraction with application to analog circuit design

    US20090307638A1