Charging and discharging circuit and electronic equipment

CN119744492APending Publication Date: 2025-04-01HONOR DEVICE CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202280061916.0
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Priority Date
2021-09-16
Filing Date
2022-08-26
Publication Date
2025-04-01

AI Technical Summary

Technical Problem

In the existing multi-battery parallel charging scheme, the impedances of the charging branches cannot be consistent, resulting in uneven charging currents of each battery, and the battery cannot be fully charged at the same time, which reduces the application efficiency of the battery.

Method used

Design a charging and discharging circuit, obtain the current and voltage of each charging branch through the processing module, and adjust the impedance of the branch to balance the first current and the second current to ensure balanced charging speed of multiple batteries. The circuit includes a processing module, a first branch and a second branch. A first control circuit is provided in the second branch to adjust the impedance, and under the management of the charging management circuit, adjusts the branch according to the voltage difference and current difference. path conduction and impedance.

Benefits of technology

It achieves a balanced charging speed of multiple batteries, improves the application efficiency of the battery, ensures that all batteries are fully charged at the same time, and improves the service life of the battery and the operating performance of the device.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119744492A_ABST
    Figure CN119744492A_ABST
Patent Text Reader

Abstract

The charging and discharging circuit is used for charging and discharging a battery pack, the circuit is characterized in that a first end of a first branch is connected with a voltage supply end, a second end is connected with a first battery, and voltage output by the voltage supply end charges the first battery through the first branch; the first end of the second branch is connected with the voltage supply end, the second end is connected with the second battery, and the voltage output by the voltage supply end charges the second battery through the second branch; the second branch comprises a first control circuit; the first control circuit is used for adjusting the impedance of the second branch; and the processing module is used for acquiring the first current of the first branch and the second current of the second branch, and indicating the first control circuit to adjust the impedance of the second branch according to the first current and the second current, so that the first current and the second current are balanced. The charging speeds of a plurality of batteries can be balanced, and the application efficiency of the batteries is improved.
Need to check novelty before this filing date? Find Prior Art

Description

Charging and discharging circuits and electronic devices Technical Field

[0001] The present application relates to the field of charging and discharging technology, and in particular to a charging and discharging circuit and electronic equipment. Background Art

[0002] To improve the battery life of electronic devices, multiple batteries can be installed in them. When charging multiple batteries, a parallel charging solution can be adopted. That is, a charging branch is set up for each battery, and multiple charging branches are connected in parallel. However, current charging solutions cannot fully charge multiple batteries at the same time. It is easy for one battery to be fully charged while the others are not, resulting in the other batteries not being able to achieve the highest application efficiency.

[0003] Application Contents

[0004] The present application provides a charging and discharging circuit and an electronic device, which can balance the charging speeds of multiple batteries and improve the application efficiency of the batteries.

[0005] In a first aspect, an embodiment of the present application provides a charging and discharging circuit for charging and discharging a battery pack, wherein the battery pack includes: a first battery and a second battery, and the circuit includes: a processing module, a first branch and a second branch; wherein,

[0006] The first end of the first branch is connected to the voltage supply end, and the second end is connected to the first battery. The voltage output by the voltage supply end charges the first battery through the first branch.

[0007] The first end of the second branch is connected to the voltage supply end, and the second end is connected to the second battery. The voltage output by the voltage supply end is used to charge the second battery through the second branch.

[0008] The second branch includes a first control circuit; the first control circuit is used to adjust the impedance of the second branch;

[0009] The processing module is used to obtain a first current of the first branch and a second current of the second branch, and instruct the first control circuit to adjust the impedance of the second branch according to the first current and the second current so that the first current and the second current are balanced.

[0010] The charge and discharge circuit can balance the currents of the first branch and the second branch when the battery pack is charged, thereby balancing the charging speeds of multiple batteries and improving the application efficiency of the batteries.

[0011] In a possible implementation, the charge and discharge circuit further includes: a charge management circuit, wherein a first terminal of the charge management circuit serves as a charging voltage supply terminal;

[0012] The processing module is also used to: obtain the first voltage of the first branch and the second voltage of the second branch, and when the difference between the first voltage and the second voltage is not greater than a preset first threshold, detect that the second end of the first branch receives the charging voltage, and control the output voltage of the first end of the charging management circuit.

[0013] In one possible implementation, the processing module is further used to: when the difference between the first voltage and the second voltage is greater than a preset first threshold, detect that the second end of the first branch receives the charging voltage, and control the first end of the charging management circuit not to output voltage.

[0014] In one possible implementation, the processing module is further used to: when the difference between the first voltage and the second voltage is greater than a preset first threshold, instruct the first control circuit to adjust the impedance of the second branch according to the first current and the second current, so that the first current and the second current are balanced.

[0015] In one possible implementation, the first branch includes a second control circuit, and the second control circuit is used to adjust the impedance of the second branch;

[0016] The processing module is further configured to instruct the second control circuit to adjust the impedance of the first branch according to the first current and the second current, so that the first current and the second current are balanced.

[0017] In a possible implementation, the processing module is specifically configured to:

[0018] When the first current is less than the second current and the difference between the first current and the second current is greater than a preset second threshold, it is determined that the impedance of the first branch is greater than the minimum impedance, and the second control circuit is instructed to reduce the impedance of the first branch; when it is determined that the impedance of the first branch is the minimum impedance, the first control circuit is instructed to increase the impedance of the second branch.

[0019] In a possible implementation, the processing module is specifically configured to:

[0020] When the first current is greater than the second current and the difference between the first current and the second current is greater than a preset second threshold, it is determined that the impedance of the second branch is greater than the minimum impedance, and the first control circuit is instructed to reduce the impedance of the second branch; when it is determined that the impedance of the second branch is the minimum impedance, the second control circuit is instructed to increase the impedance of the first branch.

[0021] In a possible implementation, the second control circuit is further configured to control the first branch to be in an on state when the electronic device is in an off state.

[0022] In a possible implementation, the first control circuit is further configured to: when the electronic device is in a shutdown state, control the second branch to be in a disconnected state.

[0023] In a possible implementation, the processing module is further configured to:

[0024] When the first battery and the second battery are discharging, the first control circuit is instructed to adjust the impedance of the second branch to the minimum impedance, and the second control circuit is instructed to adjust the impedance of the first branch to the minimum impedance.

[0025] In a possible implementation, the first control circuit includes: a first switch tube having a linear range;

[0026] The first end and the second end of the first switch tube serve as the first end and the second end of the second branch respectively, and the control end is connected to the processing module;

[0027] The processing module is specifically used to send a control signal to the control end of the first switch tube to control the impedance and on-off of the first switch tube.

[0028] In a possible implementation, the first control circuit includes: a second switch tube having a linear range, a third switch tube having a linear range, and a first resistor; wherein,

[0029] The first end and the second end of the second switch tube serve as the first end and the second end of the second branch respectively, the control end is grounded through the third switch tube, the control end of the third switch tube is connected to the processing module, and the second end of the second switch tube is connected to the control end of the first switch tube through the first resistor;

[0030] The processing module is specifically used to send a control signal to the control end of the third switch tube to control the impedance and on-off of the third switch tube.

[0031] In a possible implementation, the control signal sent by the processing module is a PWM signal; the first control circuit further includes: a first voltage control circuit;

[0032] Connecting the control end of the third switch tube to the processing module includes: connecting the control end of the third switch tube to the processing module via the first voltage control circuit;

[0033] The first voltage control circuit is used to convert the PWM signal sent by the processing module into a DC control signal, and send the converted DC control signal to the control end of the third switch tube.

[0034] In a possible implementation, the second control circuit includes: a fourth switch tube having a linear range;

[0035] The first end and the second end of the fourth switch tube serve as the first end and the second end of the first branch respectively, and the control end is connected to the processing module;

[0036] The processing module is used to send a control signal to the control end of the fourth switch tube to control the impedance and on-off of the fourth switch tube.

[0037] In a possible implementation, the second control circuit includes: a fifth switch tube having a linear range, a sixth switch tube having a linear range, and a second resistor; wherein,

[0038] The first end and the second end of the fifth switch tube serve as the first end and the second end of the first branch respectively, and the control end is grounded through the sixth switch tube; the control end of the sixth switch tube is connected to the processing module;

[0039] The processing module is used to send a control signal to the control end of the sixth switch tube to control the impedance and on-off of the fourth switch tube.

[0040] In a possible implementation, the control signal sent by the processing module is a PWM signal; the second control circuit further includes: a second voltage control circuit;

[0041] Connecting the control end of the sixth switch tube to the processing module includes: connecting the control end of the sixth switch tube to the processing module via the second voltage control circuit;

[0042] The second voltage control circuit is used to convert the control signal sent by the processing module into a DC voltage signal, and send the converted DC control signal to the control end of the third switch tube.

[0043] In a possible implementation, the charging and discharging circuit further includes a data acquisition circuit, which is connected to the battery pack and the processing module respectively;

[0044] The acquisition circuit is used to acquire the current and / or voltage of the first branch and the second branch, and send the acquired current and / or voltage to the processing module;

[0045] The processing module is further configured to receive current and / or voltage.

[0046] In a second aspect, an embodiment of the present application provides an electronic device, comprising: a battery pack and the charge and discharge circuit of any one of the first aspects, wherein the charge and discharge circuit is used to charge and discharge batteries in the battery pack. BRIEF DESCRIPTION OF THE DRAWINGS

[0047] In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the following briefly introduces the drawings required for use in the embodiments. Obviously, the drawings described below are only some embodiments of the present invention. For ordinary technicians in this field, other drawings can be obtained based on these drawings without paying any creative work.

[0048] FIG1 is a schematic structural diagram of a charging and discharging circuit of the present application in one scenario;

[0049] FIG2 is a schematic diagram of the working principle of the charge and discharge circuit of the present application in the scenario shown in FIG1 ;

[0050] FIG3 is a schematic diagram of the working principle of the charge and discharge circuit of the present application in the scenario shown in FIG1 ;

[0051] FIG4 is a schematic diagram of the working principle of the charge and discharge circuit of the present application in the scenario shown in FIG1 ;

[0052] FIG5 is a schematic diagram of the working principle of the charge and discharge circuit of the present application in the scenario shown in FIG1 ;

[0053] FIG6 is a schematic diagram of the working principle of the charge and discharge circuit of the present application in the scenario shown in FIG1 ;

[0054] FIG7A is a schematic diagram of an implementation structure of the charge-discharge circuit of the present application in the scenario shown in FIG1 ;

[0055] FIG7B is a schematic diagram of an implementation structure of the charge-discharge circuit of the present application in the scenario shown in FIG1 ;

[0056] FIG8A is a schematic diagram of an implementation structure of the charge-discharge circuit of the present application in the scenario shown in FIG1 ;

[0057] FIG8B is a schematic diagram of an implementation structure of the charge-discharge circuit of the present application in the scenario shown in FIG1 ;

[0058] FIG9 is a schematic structural diagram of the charge and discharge circuit of the present application in another scenario;

[0059] FIG10 is a schematic diagram of the working principle of the charge and discharge circuit of the present application in the scenario shown in FIG9 ;

[0060] FIG11 is a schematic diagram showing the working principle of the charge and discharge circuit of the present application in the scenario shown in FIG9 ;

[0061] FIG12 is a schematic diagram showing the working principle of the charge and discharge circuit of the present application in the scenario shown in FIG9 ;

[0062] FIG13 is a schematic diagram showing the working principle of the charge and discharge circuit of the present application in the scenario shown in FIG9 ;

[0063] FIG14 is a schematic diagram showing the working principle of the charge and discharge circuit of the present application in the scenario shown in FIG9 ;

[0064] FIG15 is a schematic diagram of an implementation structure of the charge and discharge circuit of the present application in the scenario shown in FIG9 ;

[0065] FIG16 is a schematic diagram of an implementation structure of the charge and discharge circuit of the present application in the scenario shown in FIG9 ;

[0066] FIG17 is a schematic diagram of an implementation structure of the charge and discharge circuit of the present application in the scenario shown in FIG9 ;

[0067] FIG18 is a schematic diagram of an implementation structure of the charge-discharge circuit of the present application in the scenario shown in FIG9 ;

[0068] FIG19 is a schematic diagram of an implementation structure of the charge-discharge circuit of the present application in the scenario shown in FIG9 ;

[0069] FIG20 is a schematic diagram showing the working principle of the circuit shown in FIG19 ;

[0070] FIG21 is a schematic diagram showing the working principle of the circuit shown in FIG19 . DETAILED DESCRIPTION

[0071] The terms used in the implementation section of this application are only used to explain the specific embodiments of this application and are not intended to limit this application.

[0072] In existing multi-battery parallel charging solutions, after the charging branch of each battery is determined, the impedance in the charging branch is relatively fixed. Due to design influences such as the charging branch routing and architecture, the impedance in multiple charging branches cannot be kept consistent. Therefore, the charging current of each battery cannot be kept equal during charging, making it impossible to charge multiple batteries at the same time. It is easy for one battery to be fully charged while the others are not, resulting in the other batteries not being able to achieve the highest application efficiency.

[0073] To this end, the present application proposes a charging and discharging circuit and electronic equipment that can reduce the probability of the problem of multiple batteries not being able to be fully charged at the same time when charging in parallel, and improve the application efficiency of the batteries.

[0074] Figure 1 is a schematic diagram of an applicable scenario of a charging and discharging circuit provided in an embodiment of the present application. As shown in Figure 1, the scenario includes: a charging management circuit 110, a power consumption circuit 120, a charging and discharging circuit 130, a battery pack 140, and an information acquisition circuit 150.

[0075] The battery pack 140 includes a first battery bat1 and a second battery bat2 .

[0076] The charge and discharge circuit 130 includes a processing module 131, a first branch and a second branch. The second branch includes a first control circuit 132; the first control circuit 132 is used to adjust the impedance of the second branch and control the on / off state of the second branch.

[0077] The Vbus terminal of the charging management circuit 110 is used to connect to the charging voltage pin of the charging interface of the electronic device. For example, if the charging interface is a Type-C interface, the charging voltage terminal can be the Vbus pin of the Type-C interface, which receives the power supply voltage provided by the charger. The Vsys terminal of the charging management circuit 110 is connected to the power circuit 120 in the electronic device, providing the system voltage for the power circuit 120 in the electronic device. The D1 terminal of the charging management circuit 110 is connected to the A3 terminal of the processing module 131 in the charging and discharging circuit. The Vbat terminal of the charging management circuit 110 is respectively connected to the first end of the first branch and the first end of the second branch in the charging and discharging circuit 130. The charging management circuit 110 is used to manage the transmission line between the Vbus terminal and the Vbat terminal, the transmission line between the Vbus terminal and the Vsys terminal, and the transmission line between the Vbat terminal and the Vsys terminal.

[0078] The second end of the first branch is connected to the positive electrode of the first battery bat1; the second end of the second branch is connected to the positive electrode of the second battery bat2;

[0079] The negative electrode of the first battery bat1 is grounded through the sensor 1 in the information acquisition circuit 150, and the sensor 1 is used to collect the current and / or voltage in the circuit where the first battery bat1 is located; the negative electrode of the second battery bat2 is grounded through the sensor 2 in the information acquisition circuit 150, and the sensor 2 is used to collect the current and / or voltage in the circuit where the second battery bat1 is located;

[0080] The second branch is provided with a first control circuit 132 . Specifically, terminal B1 of the first control circuit 132 is connected to the first end of the second branch, terminal B2 is connected to the second end of the second branch, and terminal B3 is connected to terminal A2 of the processing module 131 .

[0081] The C1 terminal of the information acquisition circuit 150 is connected to the A1 terminal of the processing module 131 , and transmits the current and / or voltage collected by the information acquisition circuit 150 to the processing module 131 .

[0082] Based on the above circuit structure, the implementation of the circuit in each scenario is explained.

[0083] When the electronic device is not turned on, as shown in Figure 2, a path is formed between the first battery bat1 and the power circuit 120 in the electronic device through the first branch and the charging management circuit 110. If the electronic device is turned on, the first battery bat1 supplies power to the power circuit 120 through the first branch and the charging management circuit 110 to ensure that the electronic device can be turned on and work normally.

[0084] Optionally, the first control circuit 132 can be used to control the second branch to disconnect when the electronic device is not turned on, thereby isolating the first battery bat1 and the second battery bat2; at this time, when the electronic device is turned on, only the first battery bat1 supplies power to the power circuit 120.

[0085] After the electronic device is turned on, the processing module 131 starts to power on. At this time, the processing module 131 can instruct the first control circuit 132 to continue to control the second branch to remain in the disconnected state.

[0086] The information acquisition circuit 150 can be used to sample the voltage and current of the circuits where the first battery and the second battery are located, respectively, and send the sampled voltages (first voltage and second voltage) and currents (first current and second current) to the processing module 131. Optionally, the first voltage can be the voltage of the positive electrode of the first battery bat1, and the second voltage can be the voltage of the positive electrode of the second battery bat2.

[0087] The processing module 131 can be divided into the following two scenarios:

[0088] Case 1: The Vbus terminal of the charging management circuit 110 does not receive the charging voltage, that is, the electronic device is not connected to the charger to charge the battery. At this time, the battery pack supplies power to the power circuit 120:

[0089] Processing module 131 is configured to instruct first control circuit 132 to turn on the second branch when -Vth_open ≤ V1 - V2 ≤ Vth_open. Optionally, processing module 131 may further instruct first control circuit 132 to minimize the impedance of the second branch, thereby minimizing power consumption in the second branch. V1 is a first voltage, V2 is a second voltage, and Vth_open is a preset threshold.

[0090] At this time, as shown in FIG3 , the first battery bat1 and the second battery bat2 simultaneously supply power to the power-consuming circuit 120 through the charging management circuit 110 .

[0091] Processing module 131 is configured to: when V1 - V2 > Vth_open, instruct first control circuit 132 to turn on the second branch; and, based on the first and second currents, instruct first control circuit 132 to adjust the impedance of the second branch so that the difference between the first and second currents is no greater than a threshold value, Ith_balance. At this point, as shown in FIG4 , first battery bat1 is powering power-consuming circuit 120 and charging second battery bat2; and, by adjusting the impedance of the second branch, current balance is ensured between the first and second branches.

[0092] Processing module 131 is configured to: when V2 - V1 > Vth_open, instruct first control circuit 132 to turn on the second branch; and, based on the first and second currents, instruct first control circuit 132 to adjust the impedance of the second branch so that the difference between the first and second currents is no greater than a threshold value, Ith_balance. At this point, second battery bat2 supplies power to power-consuming circuit 120 and charges first battery bat1; and, by adjusting the impedance of the second branch, current balance is ensured between the first and second branches.

[0093] Optionally, the processing module 131 instructs the first control circuit 132 to adjust the impedance of the second branch according to the first current and the second current, which may specifically include:

[0094] When I1 - I2 > Ith_balance, processing module 131 instructs first control circuit 132 to reduce the impedance of the second branch. When I2 - I1 > Ith_balance, processing module 131 instructs first control circuit 132 to increase the impedance of the second branch. When |I1 - I2| ≤ Ith_balance, processing module 131 instructs first control circuit 132 to maintain the impedance of the second branch. I1 is the first current, I2 is the second current, and Ith_balance is a preset threshold.

[0095] When V1-V2>Vth_open or V2-V1>Vth_open, the above process can balance the charge of the first battery bat1 and the second battery bat2. For example, if a battery in the battery pack is replaced or there is a large voltage difference between the two batteries due to other reasons, the above process can balance the charge of the first battery bat1 and the second battery bat2.

[0096] Case 2: The Vbus terminal of the charging management circuit 110 receives a charging voltage, that is, the electronic device is connected to a charger to charge the battery. At this time, the charging voltage received by the Vbus terminal is used to power the power circuit 120:

[0097] The processing module 131 is used for: when |V1-V2|>Vth_open, if it is detected that the Vbus terminal of the charging management circuit 110 receives the charging voltage, controlling the charging management circuit 110 to turn on the path between the Vbus terminal and the Vsys terminal, and disconnecting the path between the Vbus terminal and the Vbat terminal, and the path between the Vbus terminal and the Vsys terminal (that is, the Vbat terminal does not output voltage, and the battery pack does not power the power-consuming circuit 120 through the Vbat terminal); instructing the first control circuit 132 to control the second branch to be turned on.

[0098] At this time, the charging management circuit 110 can be used to: generate a system voltage based on the charging voltage received at the Vbus terminal, and the Vsys terminal outputs the system voltage to power the power-consuming circuit 120, and the path between the Vbus terminal and the Vbat terminal is disconnected, and the path between the Vbus terminal and the Vsys terminal is disconnected.

[0099] Optionally, the processing module 131 may be configured to instruct the first control circuit 132 to adjust the impedance of the second branch to a minimum, thereby minimizing the power consumption of the second branch.

[0100] At this time, as shown in FIG5 , the charging voltage received by the Vbus terminal of the charging management circuit 110 supplies power to the power-consuming circuit 120 ; the battery with a larger voltage between the first battery bat1 and the second battery bat2 charges the battery with a smaller voltage.

[0101] Processing module 131 is configured to: when -Vth_open ≤ V1 - V2 ≤ Vth_open, if it detects that the Vbus terminal of charging management circuit 110 receives a charging voltage, control charging management circuit 110 to conduct the path between Vbus and Vsys, and to conduct the path between Vbus and Vbat; and instruct first control circuit 132 to conduct the second branch. Optionally, processing module 131 may further instruct first control circuit 132 to minimize the impedance of the second branch, thereby minimizing the power consumption of the second branch.

[0102] At this time, the charging management circuit 110 can be used to: generate a system voltage based on the charging voltage received at the Vbus end, and output the system voltage at the Vsys end to power the power-consuming circuit 120; and generate a voltage for charging the battery pack based on the charging voltage received at the Vbus end, and output the voltage at the Vbat end to charge the first battery bat1 and the second battery bat2.

[0103] At this time, as shown in FIG6 , the charging voltage received by the Vbus terminal of the charging management circuit 110 supplies power to the power-consuming circuit 120 via the Vsys terminal; the charging voltage received by the Vbus terminal of the charging management circuit 110 charges the first battery bat1 and the second battery bat2 via the Vbat terminal.

[0104] During the charging process of the first battery bat1 and the second battery bat2, the processing module may be specifically configured to:

[0105] When I1-I2>Ith_charge, the first control circuit 132 is instructed to reduce the impedance of the second branch; when I2-I1>Ith_charge, the first control circuit 132 is instructed to increase the impedance of the second branch; when |I1-I2|≤Ith_charge, the first control circuit 132 is instructed to maintain the impedance of the second branch unchanged.

[0106] The above Vth_open represents the preset threshold value of the voltage difference, and Ith_charge and Ith_balance represent the preset threshold values ​​of the current difference, respectively. The specific values ​​of the above threshold values ​​are not limited in the embodiment of the application. The values ​​of Ith_charge and Ith_balance can be the same or different.

[0107] For the second situation above, when |V1-V2|>Vth_open, the Vbat end of the charging management module does not output a voltage to charge the first battery and the second battery, but first balances the charge of the first battery bat1 and the second battery bat2. After |V1-V2|≤Vth_open, the Vbat end of the charging management module outputs a voltage to charge the first battery and the second battery. Through the above processing, the first battery bat1 and the second battery bat2 can maintain a balanced charge during the charging process, thereby improving the battery application efficiency.

[0108] The implementation structure of the first control circuit 132 in the above-mentioned charge and discharge circuit is illustrated below with reference to FIG. 7A to FIG. 8B .

[0109] In one possible implementation, the first control circuit 132 may be implemented by a switching tube having a linear range, such as a metal-oxide-semiconductor field-effect transistor (MOSFET), a junction field-effect transistor (JFET), a triode, and the like.

[0110] As shown in FIG7A , taking the case where the first control circuit 132 is implemented by a bidirectional cutoff MOS transistor as an example, a first end of the bidirectional cutoff MOS transistor Q1 serves as a first end B1 of the first control circuit 132 , a second end of the bidirectional cutoff MOS transistor Q1 serves as a second end B2 of the first control circuit 132 , and a gate serves as a third end B3 of the first control circuit 132 . To ensure normal operation of the bidirectional cutoff MOS transistor Q1 , a fourth end of the bidirectional cutoff MOS transistor Q1 is connected to the second end via a resistor R1 . Diodes D1 and D2 serve as body diodes of the bidirectional cutoff MOS transistor Q1 .

[0111] The processing module 131 can control the bidirectional MOS transistor Q1 to be turned on or off by outputting different DC voltage signals to the gate of the bidirectional MOS transistor Q1, thereby controlling the conduction or disconnection of the second branch. Since the bidirectional MOS transistor Q1 has a linear range, that is, a variable resistance range, the processing module 131 can control the bidirectional MOS transistor Q1 to operate in the linear range by varying the magnitude of the DC voltage signal output to the gate of the bidirectional MOS transistor Q1, thereby increasing or decreasing the impedance of the bidirectional MOS transistor Q1, thereby increasing or decreasing the impedance of the second branch. When the processing module 131 controls the bidirectional MOS transistor Q1 to be fully turned on, the impedance of the bidirectional MOS transistor Q1 is minimized. Specifically, when the processing module 131 controls the bidirectional MOS transistor Q1 to be in the linear range, the voltage signal output by the processing module 131 through the A2 terminal increases, the impedance of the bidirectional MOS transistor Q1 increases, and the impedance of the second branch increases. The voltage signal output by the processing module 131 through the A2 terminal decreases, the impedance of the bidirectional MOS transistor Q1 decreases, and the impedance of the second branch decreases.

[0112] When the first control circuit 132 is implemented by a bidirectional cutoff MOS transistor, the working principle of the circuit can refer to the above description and will not be repeated here.

[0113] Optionally, the processing module 131 may output a PWM signal from terminal A2 as a control signal for the bidirectional cutoff MOS transistor Q1. In this case, as shown in FIG7B , a voltage control circuit 1 is added between terminal A2 of the processing module 131 and the gate of the bidirectional cutoff MOS transistor Q1. The voltage control circuit 1 is configured to convert the PWM signal into a DC voltage signal. The processing module 131 can adjust the voltage value of the DC voltage signal converted by the voltage control circuit 1 by changing the duty cycle of the PWM signal, thereby controlling the bidirectional cutoff MOS transistor Q1 to be fully on, off, in the linear range, or the like.

[0114] In another possible implementation, as shown in FIG8A , the first control circuit 132 may include: a first end and a second end of a bidirectional cutoff MOS transistor Q1 serving as a first end and a second end of the second branch, respectively; a gate thereof being grounded via an NMOS transistor Q2; a control end of the NMOS transistor Q2 being connected to the processing module; and a second end of the bidirectional cutoff MOS transistor Q1 being connected to the control end of the bidirectional cutoff MOS transistor Q1 via a resistor R2;

[0115] The processing module 131 can send a DC voltage signal as a control signal to the control terminal of the NMOS transistor Q2 to control the impedance and on-off of the NMOS transistor Q2, thereby controlling the impedance and on-off of the bidirectional cut-off MOS transistor Q1.

[0116] Under this circuit structure, when the NMOS transistor Q2 is turned off, the gate voltage of the bidirectional cut-off MOS transistor Q1 is 0, and the bidirectional cut-off MOS transistor Q1 is turned off; when the NMOS transistor Q2 is fully turned on or in a linear range, the resistor R2 and the impedance of the NMOS transistor Q2 divide the voltage of the second battery bat2, and the gate of the bidirectional cut-off MOS transistor Q1 receives the divided voltage; the impedance change of the NMOS transistor Q2 causes the gate voltage of the bidirectional cut-off MOS transistor Q1 to change, that is, the divided voltage received by the gate of the bidirectional cut-off MOS transistor Q1 changes, thereby controlling the bidirectional cut-off MOS transistor Q1 to be fully turned on or in a linear range; and when the bidirectional cut-off MOS transistor Q1 is in the linear range, the change in the divided voltage can affect the impedance change of the bidirectional cut-off MOS transistor Q1, and thus the impedance of the second branch changes; when the bidirectional cut-off MOS transistor Q1 is fully turned on, the impedance of the bidirectional cut-off MOS transistor Q1 is minimum, and the impedance of the second branch is minimum.

[0117] Similar to FIG7B above, the processing module 131 may also output a PWM signal to the gate of the NMOS transistor Q2 through the A2 terminal. In this case, as shown in FIG8B , a voltage control circuit 1 may be added between the A2 terminal of the processing module 131 and the gate of the NMOS transistor Q2 to convert the PWM signal into a DC voltage signal.

[0118] Understandably, when the first control circuit is not provided in the second branch of the above circuit, the impedance of the branch is generally smaller than the impedance of the first branch. That is, in a specific implementation, due to limitations such as the architecture, the second battery may be relatively close to the Vbat terminal of the charging management circuit, while the first battery is relatively far from the Vbat terminal of the charging management circuit, resulting in a relatively short wiring of the second branch and a relatively long wiring of the first branch. Therefore, when the first control circuit is not provided, the impedance of the second branch is smaller than that of the first branch. By providing the first control circuit, the impedance change of the second branch is adjusted so that the first current and the second current are similar during charging, thereby enabling the first battery and the second battery to be fully charged in a similar time, thereby improving the application efficiency of the batteries.

[0119] FIG9 is a schematic structural diagram of another embodiment of the charge and discharge circuit of the present application. As shown in FIG9 , relative to the charge and discharge circuit shown in FIG1 , a second control circuit 133 is provided in the first branch. Specifically,

[0120] The E1 terminal of the second control circuit 133 serves as the first terminal of the first branch, the E2 terminal serves as the second terminal of the first branch, and the E3 terminal is connected to the A4 terminal of the processing module 131 .

[0121] Based on the circuit structure shown in FIG9 , the working principle of the circuit in each scenario is explained.

[0122] When the electronic device is not powered on, the second control circuit 133 can be used to control the first branch to be conductive. As shown in FIG10 , a path is formed between the first battery BAT1 and the power-consuming circuit 120 via the first branch and the charging management circuit 110. If the electronic device is powered on, the first battery BAT1 supplies power to the power-consuming circuit 120 in the electronic device through the first branch and the charging management circuit 110, ensuring that the electronic device can be powered on and operate normally.

[0123] Optionally, the first control circuit 132 can be used to control the second branch to disconnect when the electronic device is not turned on, thereby isolating the first battery bat1 and the second battery bat2; at this time, when the electronic device is turned on, only the first battery bat1 supplies power to the power circuit 120.

[0124] After the electronic device is turned on, the processing module 131 starts to power on. At this time, in order to isolate the first battery bat1 and the second battery bat2, the processing module 131 can instruct the first control circuit 132 to continue to control the second branch to remain in the disconnected state.

[0125] The information acquisition circuit 150 can be used to sample the voltage and current of the circuits where the first battery and the second battery are located, respectively, and send the sampled voltages (first voltage and second voltage) and currents (first current and second current) to the processing module 131. Optionally, the first voltage can be the voltage of the positive electrode of the first battery bat1, and the second voltage can be the voltage of the positive electrode of the second battery bat2.

[0126] The processing module 131 can be divided into the following two scenarios:

[0127] Case 1: The Vbus terminal of the charging management circuit 110 does not receive the charging voltage, that is, the electronic device is not connected to the charger to charge the battery. At this time, the battery pack supplies power to the power circuit 120:

[0128] Processing module 131 is configured to, when -Vth_open ≤ V1 - V2 ≤ Vth_open, instruct second control circuit 133 to turn on the first branch and instruct first control circuit 132 to turn on the second branch. Optionally, processing module 131 may also instruct first control circuit 132 to minimize the impedance of the second branch, thereby minimizing the power consumption of the second branch. Alternatively, processing module 131 may instruct second control circuit 133 to minimize the impedance of the first branch, thereby minimizing the power consumption of the first branch.

[0129] At this time, as shown in FIG11 , the first battery bat1 and the second battery bat2 simultaneously supply power to the power-consuming circuit 120 through the charging management circuit 110 .

[0130] Processing module 131 is configured to, when V1 - V2 > Vth_open, instruct first control circuit 132 to adjust the impedance of the second branch based on the first and second currents, such that the difference between the first and second currents is no greater than threshold value Ith_balance. At this point, as shown in Figure 12 , first battery bat1 supplies power to power-consuming circuit 120 and charges second battery bat2. Furthermore, by adjusting the impedance of the second branch, current balance is ensured between the first and second branches.

[0131] Processing module 131 is configured to, when V2 - V1 > Vth_open, instruct first control circuit 132 to adjust the impedance of the second branch based on the first and second currents, so that the difference between the first and second currents is no greater than threshold value Ith_balance. In this case, second battery bat2 supplies power to power-consuming circuit 120 and charges first battery bat1. Furthermore, by adjusting the impedance of the second branch, current balance is ensured between the first and second branches.

[0132] Optionally, the processing module 131 instructs the first control circuit 132 to adjust the impedance of the second branch according to the first current and the second current, which may specifically include:

[0133] When I1-I2>Ith_balance, the first control circuit 132 is instructed to reduce the impedance of the second branch; when I2-I1>Ith_balance, the first control circuit 132 is instructed to increase the impedance of the second branch; when |I1-I2|≤Ith_balance, the first control circuit 132 is instructed to maintain the impedance of the second branch unchanged.

[0134] When V1-V2>Vth_open or V2-V1>Vth_open, the above process can balance the charge of the first battery bat1 and the second battery bat2. For example, if a battery in the battery pack is replaced or there is a large voltage difference between the two batteries due to other reasons, the above process can balance the charge of the first battery bat1 and the second battery bat2.

[0135] Case 2: The Vbus terminal of the charging management circuit 110 receives a charging voltage, that is, the electronic device is connected to a charger to charge the battery. At this time, the charging voltage received by the Vbus terminal is used to power the power circuit 120:

[0136] The processing module 131 is used for: when |V1-V2|>Vth_open, if it is detected that the Vbus terminal of the charging management circuit 110 receives the charging voltage, controlling the charging management circuit 110 to turn on the path between the Vbus terminal and the Vsys terminal, and disconnecting the path between the Vbus terminal and the Vbat terminal, and the path between the Vbus terminal and the Vsys terminal (that is, the Vbat terminal does not output voltage, and the battery pack does not supply power to the power-consuming circuit 120 through the Vbat terminal); instructing the first control circuit 132 to control the second branch to be turned on, and instructing the second control circuit 133 to control the first branch to be turned on.

[0137] Optionally, the processing module 131 may be configured to instruct the second control circuit 133 to adjust the impedance of the first branch to a minimum, thereby minimizing the power consumption of the first branch. Optionally, the processing module 131 may be configured to instruct the first control circuit 132 to adjust the impedance of the second branch to a minimum, thereby minimizing the power consumption of the second branch.

[0138] At this time, as shown in FIG13 , the charging voltage received by the Vbus terminal of the charging management circuit 110 supplies power to the power-consuming circuit 120 ; the battery with a larger voltage between the first battery bat1 and the second battery bat2 charges the battery with a smaller voltage.

[0139] The processing module 131 is configured to: when -Vth_open ≤ V1 - V2 ≤ Vth_open, if it is detected that the Vbus terminal of the charging management circuit 110 receives a charging voltage, control the charging management circuit 110 to conduct the path between the Vbus terminal and the Vsys terminal, and to conduct the path between the Vbus terminal and the Vbat terminal; instruct the first control circuit 132 to conduct the second branch, and instruct the second control circuit 133 to conduct the first branch. Optionally, the processing module 131 may also instruct the first control circuit 132 to minimize the impedance of the second branch, thereby minimizing the power consumption of the second branch. Optionally, the processing module 131 may also instruct the second control circuit 133 to minimize the impedance of the first branch, thereby minimizing the power consumption of the first branch.

[0140] At this time, the charging management circuit 110 can be used to: generate a system voltage based on the charging voltage received at the Vbus end, and output the system voltage at the Vsys end to power the power-consuming circuit 120; and generate a voltage for charging the battery pack based on the charging voltage received at the Vbus end, and output the voltage at the Vbat end to charge the first battery bat1 and the second battery bat2.

[0141] At this time, as shown in Figure 14, the charging voltage received by the Vbus terminal of the charging management circuit 110 powers the power-consuming circuit 120 through the Vsys terminal; the charging voltage received by the Vbus terminal of the charging management circuit 110 charges the first battery bat1 and the second battery bat2 through the Vbat terminal.

[0142] During the charging process of the first battery bat1 and the second battery bat2, the processing module 131 may be specifically configured to:

[0143] When I1-I2>Ith_charge, the first control circuit 132 is instructed to reduce the impedance of the second branch, and / or the second control circuit 133 is instructed to increase the impedance of the first branch; when I2-I1>Ith_charge, the first control circuit 132 is instructed to increase the impedance of the second branch, and / or the second control circuit 133 is instructed to reduce the impedance of the first branch; when |I1-I2|≤Ith_charge, the first control circuit 132 is instructed to maintain the impedance of the second branch unchanged, and the second control circuit 133 is instructed to maintain the impedance of the first branch unchanged.

[0144] The above Vth_open represents the preset threshold value of the voltage difference, and Ith_charge and Ith_balance represent the preset threshold values ​​of the current difference, respectively. The specific values ​​of the above threshold values ​​are not limited in the embodiment of the application. The values ​​of Ith_charge and Ith_balance can be the same or different.

[0145] Optionally, in order to reduce the power consumption of the first branch and the second branch, when I1-I2>Ith_charge, the processing module 131 can preferentially reduce the impedance of the second branch until the impedance of the second branch is reduced to the minimum impedance; when I2-I1>Ith_charge, the processing module 131 can preferentially reduce the impedance of the first branch until the impedance of the first branch is reduced to the minimum impedance.

[0146] The following uses FIG. 15 to FIG. 19 to illustrate the implementation structures of the first control circuit 132 and the second control circuit 133 in the charging and discharging circuit in the scenario shown in FIG. 9 .

[0147] In the charge and discharge circuits shown in FIG. 15 to FIG. 19 , the implementation structure of the first control circuit 132 can refer to the examples shown in FIG. 7A to FIG. 8B , and will not be described in detail here.

[0148] As shown in FIG15 , the second control circuit 133 may include a PMOS transistor Q3 , wherein the drain of the PMOS transistor Q3 serves as the E1 terminal of the second control circuit 133 , the source serves as the E2 terminal of the second control circuit 133 , and the gate serves as the E3 terminal of the second control circuit 133 . The diode D3 is the body diode of the PMOS transistor Q3 .

[0149] The processing module 131 can output a DC voltage signal of different voltage values ​​through the A4 terminal, thereby controlling the PMOS transistor Q3 to be turned off, in a linear range, or fully turned on.

[0150] When the processing module 131 controls the PMOS tube to be in the linear range, the voltage signal output by the processing module 131 through the A4 terminal increases, the impedance of the PMOS tube Q3 increases, and the impedance of the first branch increases. When the voltage signal output by the processing module 131 through the A4 terminal decreases, the impedance of the PMOS tube Q3 decreases, and the impedance of the first branch decreases.

[0151] Optionally, in order to ensure that the first branch is turned on when the electronic device is not turned on, so that the battery 1 can supply power to the power-consuming circuit and ensure that the electronic device can be turned on normally, as shown in Figure 15, the second control circuit 133 may also include: a resistor R3, a resistor R4 and a switch K1, wherein the first end of the switch K1 is connected to the positive electrode of the second battery bat2, and the second end is grounded through the series resistor R3 and the resistor R4, and the control end of the switch K1 is connected to the A5 end of the processing module 131; the end connected to the resistor R3 and the resistor R4 is connected to the gate of the PMOS tube Q3. The switch K1 is a switch that is turned on when the control end voltage is 0 and turned off when the control end voltage is not 0. Then,

[0152] When the electronic device is not powered on, switch K1 is turned on, and the voltage of the second battery bat2 is divided by resistors R3 and R4. The resulting divided voltage is output to the gate of the PMOS transistor Q3. The PMOS transistor Q3 is turned on, and the first branch is in the on state. The first battery bat1 can power the power circuit 120 through the first branch and the charging management circuit 110, ensuring that the electronic device powers on normally. After the electronic device is powered on, the processing module 131 can output a voltage to the control terminal of the switch K1, controlling the switch K1 to turn off. Accordingly, the PMOS transistor Q3 is controlled by the voltage signal output by the A4 terminal of the processing module 131.

[0153] In FIG15 , the control signal output by the processing module 131 through terminal A4 is a DC voltage signal. Optionally, the control signal output by the processing module 131 through terminal A4 can be a PWM signal. In this case, as shown in FIG16 , a voltage control circuit 2 is added between the connection terminal of resistors R3 and R4 and the gate of the PMOS transistor Q3 to convert the PWM signal into a DC voltage signal. Accordingly, the processing module 131 can adjust the voltage value of the voltage signal output by the voltage control circuit 2 by using the duty cycle of the PWM signal, thereby controlling the PMOS transistor Q3 to be fully turned on, turned off, or in the linear range. The processing module 131 can also increase or decrease the voltage value of the voltage signal output by the voltage control circuit 1 by adjusting the duty cycle of the PWM signal, thereby adjusting the impedance of the PMOS transistor Q3 to increase or decrease when the PMOS transistor Q3 is in the linear range.

[0154] Optionally, the switch K1 in the second control circuit 133 in Figure 16 can be omitted. In this case, the PWM signal output from the A4 terminal of the processing module 131 can adjust the voltage value of the voltage-dividing signal (obtained by the voltage-dividing signal of the second battery bat2 by the resistor R3 and the resistor R4); accordingly, the processing module 131 can adjust the voltage value of the voltage signal output by the voltage control circuit 2 through the duty cycle of the PWM signal, thereby controlling the PMOS tube Q3 to be fully turned on, turned off or in the linear range; the processing module 131 can also increase or decrease the voltage value of the voltage signal output by the voltage control circuit 2 by adjusting the duty cycle of the PWM signal, thereby adjusting the impedance of the PMOS tube to increase or decrease when the PMOS tube Q3 is in the linear range.

[0155] The second control circuit 133 of the charge and discharge circuit shown in FIG17 differs from the second control circuit 133 shown in FIG15 in that: the second control circuit 133 adds a resistor R5 and an NMOS transistor Q4, wherein the gate of the PMOS transistor Q3 is connected to the drain of the NMOS transistor Q4, the source of the NMOS transistor Q4 is grounded, and the gate is connected to the A4 terminal of the processing module 131; and the two ends of the resistor R5 are respectively connected to the gate and source of the PMOS transistor Q3.

[0156] Under this circuit structure, when the NMOS tube Q4 is turned off, the gate voltage of the PMOS tube Q3 is 0, and the PMOS tube Q3 is turned off; when the NMOS tube Q4 is fully turned on or in the linear range, the resistor R5 and the impedance of the NMOS tube Q4 divide the voltage of the first battery bat1, and the gate of the PMOS tube Q3 receives the divided voltage; the impedance change of the NMOS tube Q4 causes the gate voltage of the PMOS tube Q3 to change, that is, the divided voltage received by the gate of the PMOS tube Q3 changes, thereby controlling the PMOS tube Q3 to be fully turned on or in the linear range; and when the PMOS tube Q3 is in the linear range, the change in the divided voltage can affect the impedance change of the PMOS tube Q3, and then the impedance of the first branch changes; when the PMOS tube Q3 is fully turned on, the impedance of the PMOS tube Q3 is the smallest, and the impedance of the first branch is the smallest.

[0157] Optionally, the control signal output by terminal A4 of the processing module 131 may be a PWM signal. In this case, as shown in FIG18 , a voltage control circuit 2 may be provided between the connected terminal of resistors R3 and R4 and the gate of the NMOS transistor Q4. The voltage control circuit 2 is configured to convert the PWM signal into a DC voltage signal, thereby controlling the NMOS transistor Q4 via the DC voltage signal. The specific control principle can be found in the aforementioned description and will not be elaborated upon here.

[0158] Optionally, as shown in FIG19 , the switch K1 of the second control circuit in the charge-discharge circuit shown in FIG18 may be omitted. For reasons, please refer to the corresponding description in FIG15 , which will not be repeated here.

[0159] It should be noted that the charging and discharging circuits shown in Figures 15 to 19 above are only for illustration purposes. Different implementation structures of the first control circuit 132 and the second control circuit 133 can be combined with each other to form the charging and discharging circuit of the embodiment of the present application. Figures 15 to 19 are only example structures of possible implementation methods of the charging and discharging circuit, and other possible implementation structures are not listed here one by one.

[0160] Taking the charge and discharge circuit shown in FIG19 as an example, the working principle of the specific implementation structure of the charge and discharge circuit is exemplified through FIG20 and FIG21.

[0161] The flow chart shown in FIG20 illustrates the working principle of the charge and discharge circuit of an electronic device from shutdown to startup. Specifically,

[0162] When the electronic device is turned off, resistors R3 and R4 divide the voltage of the second battery bat2, and the resulting divided voltage controls the NMOS transistor Q4 to turn on. Then, resistors R5 and NMOS transistor Q4 divide the voltage of the first battery bat1, and the resulting divided voltage controls the PMOS transistor Q3 to turn on, so that the first branch is turned on. Since the electronic device is not turned on, the gate of the NMOS transistor Q2 is turned off, and the bidirectional cut-off MOS transistor Q1 is turned off.

[0163] After the electronic device starts to power on, the first battery Bat1 supplies power to the power-consuming circuit through the charging management circuit of the first branch. The electronic device is successfully powered on, and the sensor 1 and the sensor 2 respectively collect the current and voltage of the circuits where the first battery Bat1 and the second battery Bat2 are located, and report them to the processing module 131;

[0164] The processing module 131 determines the magnitude relationship between the first voltage V1 and the second voltage V2; if -Vth_open≤V1-V2≤Vth_open, the processing module 131 controls the NMOS tube Q2 to be turned on by outputting a gradually increasing voltage signal, thereby controlling the bidirectional cut-off MOS tube Q1 to be gradually fully turned on, and the first battery bat1 and the second battery bat2 simultaneously supply power to the power circuit; if V2-V1>Vth_open, the sensor 1 and the sensor 2 periodically collect the current and voltage of the circuit where the first battery bat1 and the second battery bat2 are located, and the processing module 131 generates a voltage signal according to the first current. and the second current adjusts the impedance of the bidirectional cut-off diode Q1, thereby ensuring that |I1-I2|≤Ith_Balance during the process of the first battery bat1 charging the second battery bat2; if V1-V2>Vth_open, sensor 1 and sensor 2 periodically collect the current and voltage of the circuit where the first battery bat1 and the second battery bat2 are located, and the processing module 131 adjusts the impedance of the bidirectional cut-off diode Q1 according to the first current and the second current, thereby ensuring that |I1-I2|≤Ith_Balance during the process of the second battery bat2 charging the first battery bat1.

[0165] The flow chart shown in FIG21 shows the working principle of the charging and discharging circuit of the electronic device charging the first battery bat1 and the second battery bat2 in the standby state or the discharge state. Specifically,

[0166] In the standby state or the discharge state, the processing module 131 controls the PMOS transistor Q3 and the MOS transistor Q1 to be fully turned on;

[0167] If the electronic device starts charging, sensor 1 and sensor 2 respectively collect the current of the circuit where the first battery bat1 and the second battery bat2 are located, and report it to the processing module 131;

[0168] The processing module 131 determines whether charging is terminated;

[0169] If yes, exit the charging mode, control the PMOS tube Q3 and MOS tube Q1 to be fully turned on, and this branch ends;

[0170] If not, the processing module 131 determines the magnitude relationship between the first current I1 and the second current I2; if -Ith_charge ≤ I1 - I2 ≤ Ith_Charge, the impedances of the PMOS transistor Q3 and the MOS transistor Q1 are maintained unchanged, thereby stabilizing the charging current distribution of the circuits where the first battery and the second battery are located; if I1 - I2 > Ith_charge, the impedance of the PMOS transistor Q3 is increased and / or the impedance of the MOS transistor Q1 is decreased, thereby reducing the difference between I1 and I2; if I2 - I1 > Ith_charge, the impedance of the PMOS transistor Q3 is decreased and / or the impedance of the MOS transistor Q1 is increased, thereby reducing the difference between I1 and I2;

[0171] Afterwards, the processing module 131 returns to re-determine whether charging is terminated, and the cycle continues until charging is terminated.

[0172] It should be noted that, in the above embodiment, the simultaneous charging of the first battery bat1 and the second battery bat2 is taken as an example. In actual applications, the processing module 131 can select to charge a certain battery separately by controlling the on-off of the first branch and the on-off of the second branch.

[0173] It should be noted that the above-mentioned processing module can also judge the working status of each battery in the battery pack based on the collected voltage and / or current. When it is detected that the working status of a certain battery is abnormal, the charging and discharging circuit of the corresponding battery is controlled to be disconnected; optionally, the processing module can also report alarm information of battery working abnormality to the upper system, thereby improving the user experience.

[0174] It should be noted that, in the above embodiment, the battery pack includes 2 batteries and the charging and discharging circuit includes 2 branches. In actual applications, the number of batteries included in the battery pack can be more than 2. At this time, the charging and discharging branches of other batteries can refer to the charging and discharging branch corresponding to the second battery (the branch composed of the second branch, the second battery and the sensor 2).

[0175] The present application also provides an electronic device, comprising the circuit shown in any of the above embodiments.

[0176] In the embodiments of the present application, "at least one" refers to one or more, and "more" refers to two or more. "And / or" describes the association relationship of associated objects, indicating that three relationships may exist. For example, A and / or B can represent the existence of A alone, the existence of A and B at the same time, and the existence of B alone. Among them, A and B can be singular or plural. The character " / " generally indicates that the previous and next associated objects are in an "or" relationship. "At least one of the following" and similar expressions refer to any combination of these items, including any combination of single or plural items. For example, at least one of a, b and c can represent: a, b, c, a and b, a and c, b and c or a and b and c, where a, b, c can be single or multiple.

[0177] Those skilled in the art will appreciate that the various units and algorithm steps described in the embodiments disclosed herein can be implemented using a combination of electronic hardware, computer software, and electronic hardware. Whether these functions are performed in hardware or software depends on the specific application and design constraints of the technical solution. Professionals and technicians can use different methods to implement the described functions for each specific application, but such implementation should not be considered beyond the scope of this application.

[0178] Those skilled in the art will clearly understand that, for the convenience and brevity of description, the specific working processes of the systems, devices and units described above can refer to the corresponding processes in the aforementioned method embodiments and will not be repeated here.

[0179] In the several embodiments provided in this application, if any function is implemented in the form of a software functional unit and sold or used as an independent product, it can be stored in a computer-readable storage medium. Based on this understanding, the technical solution of this application, or the part that contributes to the prior art, or the part of the technical solution, can be embodied in the form of a software product. The computer software product is stored in a storage medium and includes several instructions for enabling a computer device (which can be a personal computer, server, or network device, etc.) to execute all or part of the steps of the method described in each embodiment of this application. The aforementioned storage medium includes: U disk, mobile hard disk, read-only memory (Read-Only Memory; hereinafter referred to as: ROM), random access memory (Random Access Memory; hereinafter referred to as: RAM), magnetic disk or optical disk, and other media that can store program code.

[0180] The above description is merely a specific embodiment of the present application. Any person skilled in the art may easily conceive of variations or substitutions within the technical scope disclosed in this application, and such variations or substitutions shall be within the scope of protection of this application. The scope of protection of this application shall be subject to the scope of protection of the claims.

Claims

1. A charging and discharging circuit for charging and discharging a battery pack, the battery pack comprising: The first battery and the second battery are characterized in that the circuit includes: a processing module, a first branch and a second branch; wherein, The first end of the first branch is connected to the voltage supply end, and the second end is connected to the first battery. The voltage output by the voltage supply end is used to charge the first battery through the first branch. A first end of the second branch is connected to the voltage supply end, and a second end is connected to the second battery, and a voltage output by the voltage supply end is used to charge the second battery through the second branch; The second branch includes a first control circuit; the first control circuit is used to adjust the impedance of the second branch; The processing module is used to obtain a first current of the first branch and a second current of the second branch, and instruct the first control circuit to adjust the impedance of the second branch according to the first current and the second current so that the first current and the second current are balanced.

2. The circuit according to claim 1, wherein: The charging and discharging circuit further includes: a charging management circuit, wherein a first terminal of the charging management circuit serves as the voltage supply terminal; The processing module is also used to: obtain a first voltage of the first branch and a second voltage of the second branch, and when the difference between the first voltage and the second voltage is not greater than a preset first threshold, detect that the second end of the first branch receives the charging voltage, and control the output voltage of the first end of the charging management circuit.

3. The circuit according to claim 1 or 2, characterized in that The processing module is further configured to: when a difference between the first voltage and the second voltage is greater than a preset first threshold, detect that the second end of the first branch receives a charging voltage, and control the first end of the charging management circuit not to output a voltage.

4. The circuit according to claim 3, characterized in that The processing module is further configured to: when the difference between the first voltage and the second voltage is greater than a preset first threshold, instruct the first control circuit to adjust the impedance of the second branch according to the first current and the second current so that the first current and the second current are balanced.

5. The circuit according to claim 1, wherein: The first branch includes a second control circuit, and the second control circuit is used to adjust the impedance of the second branch; The processing module is further configured to instruct the second control circuit to adjust the impedance of the first branch according to the first current and the second current, so that the first current and the second current are balanced.

6. The circuit according to claim 5, characterized in that The processing module is specifically used for: When the first current is less than the second current and the difference between the first current and the second current is greater than a preset second threshold, it is determined that the impedance of the first branch is greater than the minimum impedance, and the second control circuit is instructed to reduce the impedance of the first branch; when it is determined that the impedance of the first branch is the minimum impedance, the first control circuit is instructed to increase the impedance of the second branch.

7. The circuit according to claim 5, characterized in that The processing module is specifically used for: When the first current is greater than the second current and the difference between the first current and the second current is greater than a preset second threshold, it is determined that the impedance of the second branch is greater than the minimum impedance, and the first control circuit is instructed to reduce the impedance of the second branch; when it is determined that the impedance of the second branch is the minimum impedance, the second control circuit is instructed to increase the impedance of the first branch.

8. The circuit according to claim 5, characterized in that The second control circuit is further configured to control the first branch to be in an on state when the electronic device is in an off state.

9. The circuit according to claim 8, characterized in that The first control circuit is further configured to control the second branch to be in an off state when the electronic device is in a shut-down state.

10. The circuit according to claim 5, characterized in that The processing module is further configured to: When the first battery and the second battery are discharging, the first control circuit is instructed to adjust the impedance of the second branch to a minimum impedance, and the second control circuit is instructed to adjust the impedance of the first branch to a minimum impedance.

11. The circuit according to any one of claims 1 to 10, characterized in that The first control circuit includes: a first switch tube having a linear range; The first end and the second end of the first switch tube serve as the first end and the second end of the second branch respectively, and the control end is connected to the processing module; The processing module is specifically configured to send a control signal to a control terminal of the first switch tube to control the impedance and on / off of the first switch tube.

12. The circuit according to any one of claims 1 to 10, characterized in that The first control circuit includes: a second switch tube having a linear range, a third switch tube having a linear range, and a first resistor; wherein, The first end and the second end of the second switch tube serve as the first end and the second end of the second branch respectively, the control end is grounded through the third switch tube, the control end of the third switch tube is connected to the processing module, and the second end of the second switch tube is connected to the control end of the second switch tube through the first resistor; The processing module is specifically configured to send a control signal to the control terminal of the third switch tube to control the impedance and on / off of the third switch tube.

13. The circuit according to claim 12, characterized in that The control signal sent by the processing module is a PWM signal; The first control circuit further includes: a first voltage control circuit; The control end of the third switch tube is connected to the processing module, which includes: the control end of the third switch tube is connected to the processing module through the first voltage control circuit; The first voltage control circuit is used to convert the PWM signal sent by the processing module into a DC control signal, and send the converted DC control signal to the control end of the third switch tube.

14. The circuit according to any one of claims 1 to 13, characterized in that The second control circuit includes: a fourth switch tube having a linear range; The first end and the second end of the fourth switch tube serve as the first end and the second end of the first branch respectively, and the control end is connected to the processing module; The processing module is used to send a control signal to the control end of the fourth switch tube to control the impedance and on-off of the fourth switch tube.

15. The circuit according to any one of claims 1 to 13, characterized in that The second control circuit includes: a fifth switch tube having a linear range, a sixth switch tube having a linear range, and a second resistor; wherein, The first and second ends of the fifth switch tube serve as the first and second ends of the first branch, respectively, and the control end is grounded via the sixth switch tube; the control end of the sixth switch tube is connected to the processing module; the second end of the fifth switch tube is connected to the control end of the fifth switch tube via the second resistor; The processing module is used to send a control signal to the control terminal of the sixth switch tube to control the impedance and on-off of the sixth switch tube.

16. The circuit according to claim 15, characterized in that The control signal sent by the processing module is a PWM signal; The second control circuit further includes: a second voltage control circuit; The control end of the sixth switch tube is connected to the processing module, which includes: the control end of the sixth switch tube is connected to the processing module through the second voltage control circuit; The second voltage control circuit is used to convert the control signal sent by the processing module into a DC voltage signal, and send the converted DC control signal to the control end of the third switch tube.

17. The circuit according to any one of claims 1 to 16, characterized in that The charging and discharging circuit further includes an acquisition circuit, which is connected to the battery pack and the processing module respectively; The acquisition circuit is used to acquire the current and / or voltage of the first branch and the second branch, and send the acquired current and / or voltage to the processing module; The processing module is further configured to receive the current and / or voltage.

18. An electronic device, characterized in that: include: A battery pack and a charge-discharge circuit according to any one of claims 1 to 17, wherein the charge-discharge circuit is used to charge and discharge batteries in the battery pack.