Array substrate, display panel and driving method thereof
By setting black signal lines with different voltage values and active switches with high and low leakage current resistance on the array substrate of the display panel, viewing angle compensation and two lines are simultaneously inserted into black, solving the problem of image drag and high cost, improving the viewing angle and reducing the insertion time.
Patent Information
- Application Number
- CN202510726616.5
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2025-05-30
- Publication Date
- 2025-08-01
AI Technical Summary
The existing display panel is prone to image distortion when switching dynamic pictures, and the cost of inserting black is high, making it difficult to increase the viewing angle while reducing costs.
The array substrate design is adopted, and viewing angle compensation is achieved by setting the black signal lines of different voltage values between the first pixel electrode and the second pixel electrode, and using the first black active switch with high leakage current resistance and the second black active switch with low leakage current resistance, and performing two lines of black interpolation operation at the same time.
The viewing angle of the display panel is improved, the cost of inserting black is reduced, and the time of inserting black is reduced, and the scanning line through the backlight unit is avoided, and the black is inserted directly in the display panel.
Smart Images

Figure CN120412451A_ABST
Abstract
Description
Technical Field
[0001] The present application relates to the field of display technology, and in particular to an array substrate, a display panel and a driving method thereof. Background Art
[0002] With the continuous development of display technology, high-resolution, narrow-frame display devices have become one of the mainstream development trends in the display field. To this end, GDL (Gate driverless) technology is used in display devices to achieve narrow or no-frame display devices.
[0003] During the display process of the display panel, image ghosting occurs when dynamic images are switched. Generally, black insertion is required between the display intervals of a frame. Generally, black insertion is achieved by using row scan lines in the backlight unit, which increases the cost of black insertion. Therefore, how to reduce the cost of black insertion while improving the viewing angle of the display panel has become an urgent problem to be solved. Summary of the Invention
[0004] The purpose of this application is to provide an array substrate, a display panel and a driving method thereof, which increase the viewing angle and reduce the cost.
[0005] The present application discloses an array substrate, which includes a charging line group, a first pixel electrode, a second pixel electrode, a first black insertion active switch, a second black insertion active switch, a black insertion scan line, a first black insertion signal line, and a second black insertion signal line;
[0006] The charging line group is connected to the first pixel electrode and the second pixel electrode for charging the first pixel electrode and the second pixel electrode. The first black insertion signal line is connected to the first pixel electrode via the first black insertion active switch, and the second black insertion signal line is connected to the second pixel electrode via the second black insertion active switch. The black insertion scan line controls the switching of the first black insertion active switch and the second black insertion active switch. The first black insertion signal line and the second black insertion signal line are used to output black insertion signals with different voltage values.
[0007] Optionally, a voltage output by the first black insertion signal line is defined as a first black insertion voltage, a voltage output by the second black insertion signal line is defined as a second black insertion voltage, and a difference between the first black insertion voltage and the second black insertion voltage is less than or equal to 4V.
[0008] Optionally, the leakage current protection capability of the first black insertion active switch is higher than the leakage current protection capability of the second black insertion active switch.
[0009] Optionally, the material of the semiconductor layer of the first insertion black active switch is an oxide semiconductor, and the material of the semiconductor layer of the second insertion black active switch includes one of low-temperature polysilicon and polysilicon.
[0010] Optionally, when the widths of the channels of the first insertion black active switch and the second insertion black active switch are the same, the length of the channel of the first insertion black active switch is longer than that of the second insertion black active switch; or when the lengths of the first insertion black active switch and the second insertion black active switch are the same, the width of the first insertion black active switch is smaller than that of the second insertion black active switch.
[0011] Optionally, defining the length direction of the first data line as the first direction, along the first direction, the anti-leakage current ability of the first insertion black active switch gradually decreases; along the first direction, the anti-leakage current ability of the second insertion black active switch gradually decreases.
[0012] Optionally, the charging line group includes a first data line, a first scan line, and a second scan line. The first pixel electrodes in the same row are connected to the first scan line, the second pixel electrodes in the same row are connected to the second scan line, and the first data line is connected to the first pixel electrodes and the second pixel electrodes.
[0013] Optionally, the charging line group includes a second data line, a third data line, and a third scan line. The first pixel electrode is connected to the second data line, the second pixel electrode is connected to the third data line, and the third scan line is connected to the first pixel electrode and the second pixel electrode.
[0014] The present application also discloses a display panel, which includes a control circuit and an array substrate. The control circuit is connected to the array substrate and is used to drive the array substrate.
[0015] The present application also discloses a driving method for a display panel. The driving method for the display panel is used to drive the display panel, and the steps of the driving method for the display panel include:
[0016] In the display stage, the charging line group inputs the same display voltage to the first pixel electrode and the second pixel electrode at the same time, and outputs insertion black signals with different voltage values to the first insertion black signal line and the second insertion black signal line respectively;
[0017] In the insertion black stage, the insertion black scan line is turned on, the first pixel electrode and the first insertion black signal line are conducted, and the second pixel electrode and the second insertion black signal line are conducted.
[0018] Compared with the existing array substrate solutions, in this application, the source electrodes of the first insertion black active switches of the first pixel electrodes and the source electrodes of the second insertion black active switches of the second pixel electrodes are respectively connected to the first insertion black signal line and the second insertion black signal line with different voltage values, so that there are different leakage currents in the first pixel electrodes and the second pixel electrodes. In this way, when displaying an image, the charging line group charges the first pixel electrodes and the second pixel electrodes with the same voltage, and a voltage difference will be formed between adjacent first pixel electrodes and second pixel electrodes, thereby achieving the viewing angle compensation effect; moreover, in this way, when the display panel performs insertion black, the first pixel electrodes and the second pixel electrodes can be inserted black for two rows simultaneously, thereby reducing the insertion black time, and it is not necessary to use the row scanning line method through the backlight unit to achieve insertion black, which can reduce costs. BRIEF DESCRIPTION OF THE DRAWINGS
[0019] The accompanying drawings included are used to provide a further understanding of the embodiments of the present application, which form a part of the specification, are used to illustrate the embodiments of the present application, and are used to explain the principles of the present application together with the text description. Obviously, the accompanying drawings in the following description are only some embodiments of the present application. For those of ordinary skill in the art, without creative efforts, other drawings can be obtained based on these drawings. In the drawings:
[0020] Figure 1 is a schematic diagram of the first array substrate of an embodiment of the present application;
[0021] Figure 2 is a schematic diagram of the second array substrate of an embodiment of the present application;
[0022] Figure 3 is a plan view of the first array substrate of an embodiment of the present application;
[0023] Figure 4 is a cross-sectional view of a first metal layer of an embodiment of the present application;
[0024] Figure 5 is a schematic diagram of a display panel of an embodiment of the present application;
[0025] Figure 6 is a schematic diagram of a driving method of a display panel of an embodiment of the present application.
[0026] Among them, 10 is a display panel; 20 is a control circuit; 30 is an array substrate; 100 is a charging wire group; 110 is a first data line; 120 is a first scanning line; 130 is a second scanning line; 140 is a second data line; 150 is a third data line; 160 is a third scanning line; 210 is a first pixel electrode; 220 is a second pixel electrode; 310 is a first black insertion active switch; 320 is a second black insertion active switch; 330 is a black insertion scanning line; 341 is a first black insertion signal line; 342 is a second black insertion signal line; 410 is a substrate; 420 is a first metal layer; 430 is a first insulating layer; 440 is a second metal layer; 450 is a second insulating layer; 460 is a passivation layer; 470 is a pixel electrode layer; 510 is a gate; 511 is a first gate; 512 is a second gate; 520 is a semiconductor layer; 531 is a source; 532 is a drain; 610 is a first light-transmitting hole; 620 is a second light-transmitting hole; 710 is a display scanning driving circuit; 720 is a black insertion scanning driving circuit; 810 is a first direction. Detailed implementation manners
[0027] It should be understood that the terms, the specific structures and functional details disclosed here are only for the purpose of describing specific embodiments, which are representative, but the present application can be specifically implemented in many alternative forms and should not be construed as being limited only to the embodiments set forth herein.
[0028] In the description of the present application, the terms "first" and "second" are only used for descriptive purposes and cannot be construed as indicating relative importance or implicitly indicating the number of the indicated technical features. Thus, unless otherwise specified, the features defined with "first" and "second" may explicitly or implicitly include one or more of such features; the meaning of "a plurality" is two or more. The term "comprising" and any deformation thereof means an inclusive inclusion, and there may be or may be added one or more other features, integers, steps, operations, units, components and / or their combinations.
[0029] In addition, the terms indicating the orientation or positional relationship such as "center", "transverse", "upper", "lower", "left", "right", "vertical", "horizontal", "top", "bottom", "inner", "outer", etc. are described based on the orientation or relative positional relationship shown in the drawings, and are only for the purpose of facilitating the simplified description of the present application, rather than indicating that the indicated device or element must have a specific orientation, be constructed and operated in a specific orientation, and thus cannot be construed as a limitation to the present application.
[0030] In addition, unless otherwise clearly specified and defined, the terms "install", "connect", and "join" shall be understood in a broad sense. For example, it may be a fixed connection, a detachable connection, or an integral connection; it may be a mechanical connection or an electrical connection; it may be a direct connection or an indirect connection through an intermediate medium, or the internal communication of two components. For those of ordinary skill in the art, the specific meanings of the above terms in this application can be understood according to specific circumstances.
[0031] The present application will be described in detail below with reference to the accompanying drawings and optional embodiments.
[0032] Figure 1 is a schematic diagram of a first array substrate according to an embodiment of the present application, Figure 2 is a schematic diagram of a second array substrate according to an embodiment of the present application. As shown in combination with Figure 1 and Figure 2 the present application discloses an array substrate 30, and the array substrate 30 includes a charging line group 100, a first pixel electrode 210, a second pixel electrode 220, a first insertion black active switch 310, a second insertion black active switch 320, an insertion black scanning line 330, a first insertion black signal line 341, and a second insertion black signal line 342.
[0033] The charging line group 100 is connected to the first pixel electrode 210 and the second pixel electrode 220 for charging the first pixel electrode 210 and the second pixel electrode 220. The first insertion black signal line 341 is connected to the first pixel electrode 210 through the first insertion black active switch 310, and the second insertion black signal line 342 is connected to the second pixel electrode 220 through the second insertion black active switch 320. The insertion black scanning line 330 controls the on / off states of the first insertion black active switch 310 and the second insertion black active switch 320. The first insertion black signal line 341 and the second insertion black signal line 342 are used to output insertion black signals with different voltage values.
[0034] The first pixel electrode 210 and the second pixel electrode 220 correspond to color filters of the same color, and the first pixel electrode 210 and the second pixel electrode 220 are arranged adjacent to each other.
[0035] Referring to Figure 1 exemplarily, the charging line group 100 includes a first data line 110, a first scanning line 120, and a second scanning line 130. The first pixel electrodes 210 in the same row are connected to the first scanning line 120, the second pixel electrodes 220 in the same row are connected to the second scanning line 130, and the first data line 110 is connected to the first pixel electrode 210 and the second pixel electrode 220.
[0036] The array substrate 30 further includes a first active switch and a second active switch. The first data line 110 is connected to the source 531 of the first active switch. The first scanning line 120 is connected to the gate 510 of the first active switch. The first pixel electrode 210 is connected to the drain 532 of the first active switch. The first data line 110 is connected to the source 531 of the second active switch. The second scanning line 130 is connected to the gate 510 of the second active switch. The second pixel electrode 220 is connected to the drain 532 of the second active switch.
[0037] Simply put, the first data line 110 is arranged longitudinally, the first scanning line 120 and the second scanning line 130 are arranged horizontally. The second pixel electrode 220 is located in the next row below the first pixel electrode 210. Since both the first pixel electrode 210 and the second pixel electrode 220 are connected to the same first data line 110, when charging the first pixel electrode 210 and the second pixel electrode 220 with the same display voltage, voltage can be directly input to the first scanning line 120 and the second scanning line 130 simultaneously to turn on the first active switch and the second active switch. Then the first data line 110 can charge the first pixel electrode 210 and the second pixel electrode 220 with the same voltage, thereby enabling two rows to be scanned simultaneously, improving the frame rate of the display panel 10.
[0038] The array substrate 30 further includes a plurality of display scanning driving circuits 710 and a plurality of blanking scanning driving circuits 720. The display scanning driving circuits 710 are respectively connected to the first scanning line 120 and the second scanning line 130 in the charging line group 100. The blanking scanning driving circuits 720 are connected to the blanking scanning line 330.
[0039] Compared with the existing array substrate solution, in this application, the source 531 of the first blanking active switch 310 of the first pixel electrode 210 and the source 531 of the second blanking active switch 320 of the second pixel electrode 220 are respectively connected to the first blanking signal line 341 and the second blanking signal line 342 with different voltage values, so that there are different leakage currents in the first pixel electrode 210 and the second pixel electrode 220. When displaying an image, the charging line group 100 charges the first pixel electrode 210 and the second pixel electrode 220 with the same voltage, and a voltage difference is formed between adjacent first pixel electrode 210 and second pixel electrode 220, thereby achieving the viewing angle compensation effect.
[0040] Moreover, when performing black insertion on the display panel 10, a two-line simultaneous black insertion operation can be performed on the first pixel electrode 210 and the second pixel electrode 220, thereby reducing the black insertion time and cost. Moreover, it is not necessary to implement black insertion by means of row scanning lines through the backlight unit, and the black insertion work can be directly completed within the display panel 10, which can reduce costs.
[0041] See Figure 2 , Exemplarily, the charging line group 100 includes a second data line 140, a third data line 150, and a third scanning line 160. The first pixel electrode 210 is connected to the second data line 140, the second pixel electrode 220 is connected to the third data line 150, and the third scanning line 160 is connected to the first pixel electrode 210 and the second pixel electrode 220.
[0042] Briefly speaking, the second data line 140 and the third data line 150 are arranged longitudinally, the third scanning line 160 is arranged horizontally, the second pixel electrode 220 and the first pixel electrode 210 are located in the same row, and the same color is used for display on both the left and right sides of the same row.
[0043] Preferably, the charging line group 100 of the present application includes a first data line 110, a first scanning line 120, and a second scanning line 130. The first pixel electrode 210 is connected to the first scanning line 120, the second pixel electrode 220 is connected to the second scanning line 130, and the first data line 110 is connected to the first pixel electrode 210 and the second pixel electrode 220.
[0044] In order to ensure the black insertion effect of the display panel 10, the voltage difference between the first black insertion signal line 341 and the second black insertion signal cannot be too large. Define the voltage output by the first black insertion signal line 341 as the first black insertion voltage, and define the voltage output by the second black insertion signal line 342 as the second black insertion voltage. The difference between the first black insertion voltage and the second black insertion voltage is less than or equal to 4V.
[0045] Exemplarily, the voltage of the first black insertion signal line 341 is 8V, and the voltage of the second black insertion signal line 342 is 5V. In this way, the pressure difference between the first pixel electrode 210 and the second pixel electrode 220 can be ensured to be small enough during black insertion.
[0046] Moreover, in order to further increase the voltage difference between the first pixel electrode 210 and the second pixel electrode 220 after charging, and without increasing the difference between the first blanking voltage and the second blanking voltage, on the basis of ensuring that the blanking effect is not affected, the present application designs the anti-leakage current ability of the first blanking active switch 310. Specifically, the anti-leakage current ability of the first blanking active switch 310 is higher than that of the second blanking active switch 320.
[0047] After the charging line group 100 charges the same voltage to the first pixel electrode 210 and the second pixel electrode 220, a larger voltage difference will be formed between the adjacent first pixel electrode 210 and the second pixel electrode 220, so as to achieve a better viewing angle compensation effect, and there is no need to increase the difference between the first blanking voltage and the second blanking voltage, ensuring that the blanking effect is not affected.
[0048] Among them, the anti-leakage current ability refers to the magnitude of the leakage current under the same voltage condition. The larger the leakage current, the lower the anti-leakage current ability, and the smaller the leakage current, the higher the anti-leakage current ability; that is, under the same voltage condition, the leakage current of the first blanking active switch 310 is smaller than that of the second blanking active switch 320.
[0049] Exemplarily, the material of the semiconductor layer 520 of the first blanking active switch 310 is an oxide semiconductor, and the material of the semiconductor layer 520 of the second blanking active switch 320 includes one of low-temperature polysilicon and polysilicon.
[0050] The off-state leakage current of the first blanking active switch 310 prepared with the oxide semiconductor material is much smaller than that of the second blanking active switch 320 prepared with the low-temperature polysilicon or polysilicon material. That is, in the present application, the materials of the semiconductor layer 520 of the first blanking active switch 310 and the semiconductor layer 520 of the second blanking active switch 320 are different, so that under the same voltage condition, the leakage current of the first blanking active switch 310 is smaller than that of the second blanking active switch 320. Thereby further expanding the voltage difference between the first pixel electrode 210 and the second pixel electrode 220 after charging.
[0051] Exemplarily, when the widths of the channels of the first blanking active switch 310 and the second blanking active switch 320 are the same, the length of the channel of the first blanking active switch 310 is longer than that of the second blanking active switch 320; or when the lengths of the first blanking active switch 310 and the second blanking active switch 320 are the same, the width of the first blanking active switch 310 is smaller than that of the second blanking active switch 320.
[0052] On the basis that the lengths of the channels of the active switches are the same, the wider the channel of the active switch, the larger the off-state leakage current of the active switch; the narrower the channel of the active switch, the smaller the off-state leakage current of the active switch. On the basis that the widths of the channels of the active switches are the same, the longer the channel of the active switch, the smaller the off-state leakage current of the active switch; the shorter the channel of the active switch, the larger the off-state leakage current of the active switch.
[0053] Therefore, when the widths of the channels of the first black insertion active switch 310 and the second black insertion active switch 320 are the same, the length of the channel of the first black insertion active switch 310 is longer than that of the second black insertion active switch 320, so as to ensure that under the same voltage condition, the off-state leakage current of the first black insertion active switch 310 is smaller than that of the second black insertion active switch 320.
[0054] When the lengths of the first black insertion active switch 310 and the second black insertion active switch 320 are the same, the width of the first black insertion active switch 310 is smaller than that of the second black insertion active switch 320, so as to ensure that under the same voltage condition, the off-state leakage current of the first black insertion active switch 310 is smaller than that of the second black insertion active switch 320.
[0055] Moreover, compared with the solution of fabricating the first black insertion active switch 310 and the second black insertion active switch 320 using materials of different semiconductor layers 520, by controlling the lengths and widths of the channels of the first black insertion active switch 310 and the second black insertion active switch 320, there is no need to fabricate the first black insertion active switch 310 and the second black insertion active switch 320 separately in two times. Only the mask needs to be changed, which can save the manufacturing process and improve the production efficiency.
[0056] Since the display panel 10 of the present application is scanned row by row from top to bottom in two rows at a time, that is, first the first scanning line 120 corresponding to the first pixel electrode 210 of the first row and the second scanning line 130 corresponding to the second pixel electrode 220 of the second row are simultaneously turned on; then the first scanning line 120 corresponding to the first pixel electrode 210 of the third row and the second scanning line 130 corresponding to the second pixel electrode 220 of the fourth row are simultaneously turned on. And the black insertion scanning line 330 is also scanned row by row, that is, first the black insertion scanning line 330 corresponding to the first pixel electrode 210 of the first row and the second pixel electrode 220 of the second row is turned on, and then the black insertion scanning line 330 corresponding to the first pixel electrode 210 of the third row and the second pixel electrode 220 of the fourth row is turned on.
[0057] Therefore, along the scanning direction, the leakage of the first pixel electrode 210 gradually decreases, and the leakage of the second pixel electrode 220 gradually decreases, resulting in uneven display brightness of the display panel 10.
[0058] Define the length direction of the first data line 110 as the first direction 810. That is, along the scanning direction, in this application, along the first direction 810, the anti-leakage current ability of the first black insertion active switch 310 gradually decreases; along the first direction 810, the anti-leakage current ability of the second black insertion active switch 320 gradually decreases.
[0059] Exemplarily, along the first direction 810, on the basis that the lengths of the channels of the first black insertion active switch 310 are the same, the widths of the channels of the first black insertion active switch 310 gradually increase. On the basis that the lengths of the channels of the second black insertion active switch 320 are the same, the widths of the channels of the second black insertion active switch 320 gradually increase.
[0060] Exemplarily, along the first direction 810, on the basis that the widths of the channels of the first black insertion active switch 310 are the same, the lengths of the channels of the first black insertion active switch 310 gradually decrease. On the basis that the widths of the channels of the second black insertion active switch 320 are the same, the lengths of the channels of the second black insertion active switch 320 gradually decrease. Thereby avoiding the situation of uneven picture brightness when the display panel 10 is displaying.
[0061] Figure 3 It is a schematic plan view of the first array substrate of an embodiment of this application, as Figure 3 shown, for two second pixel electrodes 220 that are horizontally adjacent to the first pixel electrode 210, and two second pixel electrodes 220 that are vertically adjacent to the first pixel electrode 210. It can be understood that in the first column, the first pixel electrode 210 is located in the first row, and the second pixel electrode 220 is located in the second row. In the second column, the first pixel electrode 210 is located in the second row, and the second pixel electrode 220 is located in the first row. Thereby avoiding bright and dark horizontal stripes on the display panel 10.
[0062] At this time, the first scanning line 120 connects the first pixel electrode 210 and the second pixel electrode 220 in the same row, the second scanning line 130 connects the first pixel electrode 210 and the second pixel electrode 220 in the same row, and the first data line 110 is connected to the first pixel electrode 210 and the second pixel electrode 220 in the same column.
[0063] Figure 4 It is a schematic cross-sectional view of the first metal layer of an embodiment of this application, as Figure 4As shown, the array substrate 30 includes a substrate 410, a first metal layer 420, a first insulating layer 430, a second metal layer 440, a second insulating layer 450, a passivation layer 460, and a pixel electrode layer 470. The first metal layer 420, the first insulating layer 430, the second metal layer 440, the second insulating layer 450, the passivation layer 460, and the pixel electrode layer 470 are sequentially disposed on the substrate 410.
[0064] The first data line 110 is located in the second metal layer 440. The first scan line 120 and the second scan line 130 are located on the first metal layer 420. The first pixel electrode 210 and the second pixel electrode 220 are located on the pixel electrode layer 470. The gate 510 of the first black insertion active switch 310 and the gate 510 of the second black insertion active switch 320 are located on the first metal layer 420. The source 531 and drain 532 of the first black insertion active switch 310 and the source 531 and drain 532 of the second black insertion active switch 320 are located in the second metal layer 440. The semiconductor layer 520 of the first black insertion active switch 310 and the semiconductor layer 520 of the second black insertion active switch 320 are located between the first insulating layer 430 and the second metal layer 440.
[0065] Define the gate 510 of the first black insertion active switch 310 as the first gate 511, and the gate 510 of the second black insertion active switch 320 as the second gate 512. At least a first light-transmitting hole 610 is provided on the first gate 511, and at least one second light-transmitting hole 620 is provided on the second gate 512. The aperture of the second light-transmitting hole 620 is larger than the aperture of the first light-transmitting hole 610. The projection of the channel of the first black insertion active switch 310 on the substrate 410 covers the projection of the first light-transmitting hole 610 on the substrate 410, and the projection of the channel of the second black insertion active switch 320 on the substrate 410 covers the projection of the second light-transmitting hole 620 on the substrate 410.
[0066] In this way, the light generated by the backlight unit will pass through the first light-transmitting hole 610 and irradiate on the first black insertion active switch 310, thereby generating a light leakage current; the light generated by the backlight unit will pass through the second light-transmitting hole 620 and irradiate on the second black insertion active switch 320, thereby generating a light leakage current.
[0067] Simply put, by controlling the aperture of the second light-transmitting hole 620 to be larger than the aperture of the first light-transmitting hole 610, the light irradiating on the second black insertion active switch 320 is more than the light irradiating on the first black insertion active switch 310, so that the off-state leakage current of the second black insertion active switch 320 is greater than the off-state leakage current of the first black insertion active switch 310.
[0068] In this way, it is not necessary to change the length or width of the channels of the first black insertion active switch 310 and the second black insertion active switch 320, nor to change the material of the semiconductor layer 520 of the first black insertion active switch 310 and the second black insertion active switch 320.
[0069] In other words, the channel lengths and widths of the first black insertion active switch 310 and the second black insertion active switch 320 are equal, and the materials of the semiconductor layers 520 of the first black insertion active switch 310 and the second black insertion active switch 320 are the same.
[0070] Furthermore, a transparent conductive material can be filled in the first light-transmitting hole 610 and the second light-transmitting hole 620. Moreover, without increasing the voltage of the black insertion scanning line 330, the normal opening of the first black insertion active switch 310 and the second black insertion active switch 320 can be ensured.
[0071] Moreover, it is also possible that along the first direction 810, the aperture of the first light-transmitting hole 610 gradually increases, and the aperture of the second light-transmitting hole 620 gradually increases, so as to avoid the problem of uneven brightness of the display panel 10.
[0072] Figure 5 It is a schematic diagram of a display panel according to an embodiment of the present application, as Figure 5 shown, the present application discloses a display panel 10, the display panel 10 includes a control circuit 20 and an array substrate 30, the control circuit 20 is connected to the array substrate 30 for driving the array substrate 30.
[0073] In the present application, by respectively connecting the source electrodes 531 of the first black insertion active switch 310 of the first pixel electrode 210 and the source electrodes 531 of the second black insertion active switch 320 of the second pixel electrode 220 to the first black insertion signal line 341 and the second black insertion signal line 342 with different voltage values, different leakages exist between the first pixel electrode 210 and the second pixel electrode 220. In this way, when displaying a picture, the charging line group 100 charges the same voltage into the first pixel electrode 210 and the second pixel electrode 220, and a voltage difference will be formed between adjacent first pixel electrodes 210 and second pixel electrodes 220, thereby realizing the viewing angle compensation effect.
[0074] Moreover, when the display panel 10 performs black insertion, a two-row simultaneous black insertion operation can be performed on the first pixel electrode 210 and the second pixel electrode 220, thereby reducing the black insertion time and cost. Moreover, it is not necessary to implement black insertion by means of a row scanning line through the backlight unit, and the black insertion work can be directly completed within the display panel 10, which can reduce costs.
[0075] Figure 6 It is a schematic diagram of a driving method of a display panel according to an embodiment of the present application, asFigure 6 As shown, the driving method of the display panel 10 is used to drive the display panel 10, and the steps of the driving method of the display panel 10 include:
[0076] S1: During the display stage, the charging line group inputs the same display voltage to the first pixel electrode and the second pixel electrode at the same time, and outputs blanking signals with different voltage values to the first blanking signal line and the second blanking signal line respectively;
[0077] S2: During the blanking stage, the blanking scan line is turned on, the first pixel electrode and the first blanking signal line are conducted, and the second pixel electrode and the second blanking signal line are conducted.
[0078] In the step of S1: During the display stage, the charging line group inputs the same display voltage to the first pixel electrode and the second pixel electrode at the same time, and outputs blanking signals with different voltage values to the first blanking signal line and the second blanking signal line respectively:
[0079] A first blanking voltage is input to the first blanking signal, and a second blanking voltage is input to the second blanking signal, and the first blanking voltage is greater than the second blanking voltage.
[0080] In this application, by connecting the source 531 of the first blanking active switch 310 of the first pixel electrode 210 and the source 531 of the second blanking active switch 320 of the second pixel electrode 220 to the first blanking signal line 341 and the second blanking signal line 342 with different voltage values respectively, different leakages exist between the first pixel electrode 210 and the second pixel electrode 220. In this way, when the picture is displayed, the charging line group 100 charges the same voltage into the first pixel electrode 210 and the second pixel electrode 220, and a voltage difference will be formed between adjacent first pixel electrodes 210 and second pixel electrodes 220, thereby realizing the viewing angle compensation effect.
[0081] Moreover, when the display panel 10 performs blanking, two rows of simultaneous blanking operations can be performed on the first pixel electrode 210 and the second pixel electrode 220, thereby reducing the blanking time and lowering the cost. Moreover, it is not necessary to use the row scan line method through the backlight unit to realize blanking, and the blanking work can be directly completed within the display panel 10, which can reduce the cost.
[0082] It should be noted that the inventive concept of this application can form a very large number of embodiments. However, due to the limited space of the application documents, it is impossible to list them one by one. Therefore, on the premise of no conflict, the above-described embodiments or technical features can be combined arbitrarily to form new embodiments. After the combination of each embodiment or technical feature, the original technical effect will be enhanced.
[0083] The above content is a further detailed description of the present application in combination with specific optional embodiments. It cannot be determined that the specific implementation of the present application is only limited to these descriptions. For those of ordinary skill in the technical field to which the present application pertains, without departing from the concept of the present application, several simple deductions or substitutions can be made, and all should be regarded as belonging to the protection scope of the present application.
Claims
1. An array substrate, characterized in that, The array substrate includes a charging line group, a first pixel electrode, a second pixel electrode, a first black insertion active switch, a second black insertion active switch, a black insertion scanning line, a first black insertion signal line, and a second black insertion signal line; The charging line group is connected to the first pixel electrode and the second pixel electrode for charging the first pixel electrode and the second pixel electrode. The first black insertion signal line is connected to the first pixel electrode through the first black insertion active switch, and the second black insertion signal line is connected to the second pixel electrode through the second black insertion active switch. The black insertion scanning line controls the on / off states of the first black insertion active switch and the second black insertion active switch. The first black insertion signal line and the second black insertion signal line are used to output black insertion signals with different voltage values.
2. The array substrate according to claim 1, wherein Define the voltage output by the first black insertion signal line as the first black insertion voltage, and define the voltage output by the second black insertion signal line as the second black insertion voltage. The difference between the first black insertion voltage and the second black insertion voltage is less than or equal to 4V.
3. The array substrate according to claim 1, wherein The anti-leakage current ability of the first black insertion active switch is higher than that of the second black insertion active switch.
4. The array substrate according to claim 3, wherein The material of the semiconductor layer of the first black insertion active switch is an oxide semiconductor, and the material of the semiconductor layer of the second black insertion active switch includes one of low-temperature polysilicon and polysilicon.
5. The array substrate according to claim 3, wherein When the widths of the channels of the first black insertion active switch and the second black insertion active switch are the same, the length of the channel of the first black insertion active switch is longer than that of the second black insertion active switch; or when the lengths of the first black insertion active switch and the second black insertion active switch are the same, the width of the first black insertion active switch is smaller than that of the second black insertion active switch.
6. The array substrate according to claim 3, wherein, Define the length direction of the first data line as the first direction. Along the first direction, the anti-leakage current ability of the first black insertion active switch gradually decreases; along the first direction, the anti-leakage current ability of the second black insertion active switch gradually decreases.
7. The array substrate according to claims 1-6, characterized in that, The charging line group includes a first data line, a first scanning line, and a second scanning line. The first pixel electrodes in the same row are connected to the first scanning line, and the second pixel electrodes in the same row are connected to the second scanning line. The first data line is connected to the first pixel electrode and the second pixel electrode.
8. The array substrate according to claims 1-6, characterized in that, The charging line group includes a second data line, a third data line, and a third scanning line. The first pixel electrode is connected to the second data line, the second pixel electrode is connected to the third data line, and the third scanning line is connected to the first pixel electrode and the second pixel electrode.
9. A display panel, characterized in that, The display panel includes a control circuit and the array substrate according to any one of claims 1-8. The control circuit is connected to the array substrate for driving the array substrate.
10. A driving method for a display panel, characterized in that, The driving method of the display panel is used to drive the display panel according to claim 9. The steps of the driving method of the display panel include: During the display stage, the charging cable group inputs the same display voltage to the first pixel electrode and the second pixel electrode at the same time, and outputs blanking signals with different voltage values to the first blanking signal line and the second blanking signal line respectively; During the blanking stage, the blanking scan line is turned on, the first pixel electrode and the first blanking signal line are conducted, and the second pixel electrode and the second blanking signal line are conducted.