Display device

By alternately outputting scanning signals from the first and second gate driving units in the gate driving module, the control module smoothly transitions the refresh rate, solving the problems of screen flickering and uneven brightness caused by the difference in refresh rates between zones, and improving the display effect and power consumption performance.

CN121789608APending Publication Date: 2026-04-03HKC CORP LTD
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2026-02-13
Publication Date
2026-04-03

AI Technical Summary

Technical Problem

The large difference in refresh rate between zones causes screen flickering and uneven brightness at the boundary between zones on the display device.

Method used

The first and second gate driving units in the gate driving module alternately output scanning signals, and the refresh rate of the scan line is controlled by the control module to smoothly transition, thereby reducing or eliminating screen flicker and uneven brightness at the junction of the vertical partitions.

Benefits of technology

It improves the display effect of the display device, reduces or eliminates screen flicker and uneven brightness at the boundary of the display area, and balances display effect and power consumption.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN121789608A_ABST
    Figure CN121789608A_ABST
Patent Text Reader

Abstract

The invention belongs to the field of display, and particularly relates to a display device which comprises a display panel, a control module and a gate driving module, the display panel comprises multiple rows of scanning lines and multiple columns of data lines, and the gate driving module comprises a first gate driving unit and a second gate driving unit. The display panel comprises a first longitudinal subarea, a longitudinal transition area and a second longitudinal subarea which are sequentially arranged, scanning lines of the first longitudinal subarea and the second longitudinal subarea are connected with a first gate driving unit and a second gate driving unit respectively, and the control module comprises a first selection unit and a first control unit. And the first control unit controls the first selection unit to work, so that the first gate driving unit and the second gate driving unit are alternately connected to the scanning lines in the longitudinal transition region. When the display panel is refreshed in the subareas, the average refresh rate of the longitudinal transition area is between the two longitudinal subareas, so that picture flicker and uneven brightness at the junction of the longitudinal subareas can be reduced or eliminated, and the display effect of the display device is improved.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This application belongs to the field of display technology, and specifically relates to a display device. Background Technology

[0002] Display devices include liquid crystal displays (TFT-LCDs), organic light-emitting diode displays (OLEDs), and electronic paper (ePaper). All display devices include a display panel and a gate driving module. The gate driving module controls the display panel to scan line by line to display the image and determines the refresh rate of the display panel.

[0003] Refresh rate is the number of times a screen updates its image per second. It determines the smoothness of the image, response speed, and visual comfort, and is one of the most critical parameters in display technology. Variable refresh rate technology can dynamically adjust the refresh rate of the display panel. When displaying highly dynamic images, increasing the refresh rate can reduce or eliminate motion blur and improve the display effect. When displaying static images, decreasing the refresh rate can reduce the power consumption of the display panel.

[0004] Partition refresh is an energy-saving and efficiency optimization technology for display panels. Its core principle is to divide the screen into multiple zones, applying different refresh rates to different zones to balance display quality and power consumption. However, significant differences in refresh rates between adjacent zones can easily lead to screen flickering and uneven brightness at zone boundaries, affecting the display device's performance. Summary of the Invention

[0005] The purpose of this application is to provide a display device to reduce or eliminate screen flicker and uneven brightness at the boundary of display zones, thereby improving the display effect of the display device.

[0006] To achieve the above objectives, this application provides a display device including a display panel. The display panel includes multiple rows of scan lines, multiple columns of data lines, and multiple sub-pixels. The sub-pixels are disposed at the intersections of the scan lines and the data lines. Each sub-pixel is connected to the scan line of its row and the data line of its column. The display device further includes:

[0007] The gate driving module includes a first gate driving unit and a second gate driving unit. The display panel includes a first vertical partition, a second vertical partition, and a vertical transition area. The first vertical partition and the second vertical partition are respectively disposed on both sides of the column direction of the vertical transition area. The scan lines of the first vertical partition are connected to the first gate driving unit, and the scan lines of the second vertical partition are connected to the second gate driving unit. The control module includes a first selection unit and a first control unit. The first selection unit is connected to the first gate driving unit, the second gate driving unit, the scan line in the longitudinal transition region, and the first control unit. The first control unit controls the first selection unit to work so that the first gate driving unit and the second gate driving unit alternately output scan signals to the scan line in the longitudinal transition region.

[0008] Optionally, the vertical transition region includes a first vertical sub-region, the first selection unit includes a first transistor and a second transistor, the first transistor and the second transistor have different channel types, the first end of the first transistor is connected to the first gate driving unit, the second end of the first transistor is connected to a scan line in the first vertical sub-region, the first end of the second transistor is connected to the second gate driving unit, the second end of the second transistor is connected to a scan line in the first vertical sub-region, and the control terminals of the first transistor and the second transistor are both connected to the first control unit.

[0009] Optionally, the longitudinal transition region includes a first longitudinal sub-region and a second longitudinal sub-region, wherein the first longitudinal sub-region is located on the side of the second longitudinal sub-region closer to the first longitudinal partition. The first selection unit includes a first transistor, a second transistor, a third transistor, and a fourth transistor. The first transistor and the second transistor have different channel types, and the third transistor and the fourth transistor have different channel types. The first terminal of the first transistor is connected to the first gate driving unit, and the second terminal of the first transistor is connected to the scan line of the first vertical sub-region. The first terminal of the second transistor is connected to the second gate driving unit, and the second terminal of the second transistor is connected to the scan line of the first vertical sub-region. The first terminal of the third transistor is connected to the first gate driving unit, and the second terminal of the third transistor is connected to the scan line of the second vertical sub-region. The first terminal of the fourth transistor is connected to the second gate driving unit, and the second terminal of the fourth transistor is connected to the scan line of the second vertical sub-region.

[0010] Optionally, the first control unit includes a first controller and a second controller, the control terminals of the first transistor and the second transistor are connected to the first controller, and the control terminals of the third transistor and the fourth transistor are connected to the second controller.

[0011] Optionally, the control module further includes a first comparison unit, which is connected to the first gate driving unit, the second gate driving unit and the first control unit. The first comparison unit is used to compare the refresh rates of the first gate driving unit and the second gate driving unit. The first control unit controls the first selection unit according to the comparison result, so that the average refresh rate of different areas of the display panel increases or decreases sequentially within a preset time.

[0012] Optionally, the control module further includes a second comparison unit, which is connected to the first gate driving unit, the second gate driving unit and the first control unit. The second comparison unit is used to compare the difference between the refresh rates of the first gate driving unit and the second gate driving unit with a preset refresh rate. When the difference between the refresh rates is greater than the preset refresh rate, the first control unit controls the first selection unit to switch the scanning signal of the vertical transition region.

[0013] Optionally, the display device further includes a source driving module, which includes a first source driving unit and a second source driving unit. The display panel includes a first horizontal partition, a second horizontal partition, and a horizontal transition area. The first horizontal partition and the second horizontal partition are respectively disposed on both sides of the horizontal transition area in the row direction. The data line of the first horizontal partition is connected to the first source driving unit, and the data line of the second horizontal partition is connected to the second source driving unit. The control module includes a second selection unit and a second control unit. The second selection unit is connected to the first source drive unit, the second source drive unit, the data line in the lateral transition region, and the second control unit. The second control unit controls the second selection unit to work so that the first source drive unit and the second source drive unit alternately output data signals to the data line in the lateral transition region.

[0014] Optionally, the lateral transition region includes a first lateral sub-region, and the second selection unit includes a fifth transistor and a sixth transistor. The fifth transistor and the sixth transistor have different channel types. The first terminal of the fifth transistor is connected to the first source driving unit, and the second terminal of the fifth transistor is connected to a data line in the first lateral sub-region. The first terminal of the sixth transistor is connected to the second source driving unit, and the second terminal of the sixth transistor is connected to a data line in the first lateral sub-region. The control terminals of the fifth transistor and the sixth transistor are both connected to the second control unit.

[0015] Optionally, the lateral transition area includes a first lateral sub-area and a second lateral sub-area, wherein the first lateral sub-area is located on the side of the second lateral sub-area closer to the first lateral partition; The second selection unit includes a fifth transistor, a sixth transistor, a seventh transistor, and an eighth transistor. The fifth transistor and the sixth transistor have different channel types, and the seventh transistor and the eighth transistor have different channel types. The first terminal of the fifth transistor is connected to the first source driving unit, and the second terminal of the fifth transistor is connected to the data line of the first lateral sub-region. The first terminal of the sixth transistor is connected to the second source driving unit, and the second terminal of the sixth transistor is connected to the data line of the first lateral sub-region. The first terminal of the seventh transistor is connected to the first source driving unit, and the second terminal of the seventh transistor is connected to the data line of the second lateral sub-region. The first terminal of the eighth transistor is connected to the second source driving unit, and the second terminal of the eighth transistor is connected to the data line of the second lateral sub-region.

[0016] Optionally, the second control unit includes a third controller and a fourth controller, the control terminals of the fifth transistor and the sixth transistor are connected to the third controller, and the control terminals of the seventh transistor and the eighth transistor are connected to the fourth controller.

[0017] The display device disclosed in this application has the following beneficial effects: In this application, the display device includes a display panel, a control module, and a gate driving module. The display panel includes multiple rows of scan lines and multiple columns of data lines. The gate driving module includes a first gate driving unit and a second gate driving unit. The display panel includes a first vertical partition, a second vertical partition, and a vertical transition area. The first and second vertical partitions are respectively located on both sides of the vertical transition area in the column direction. Multiple scan lines of the first vertical partition are connected to the first gate driving unit, and multiple scan lines of the second vertical partition are connected to the second gate driving unit. The control module includes a first selection unit and a first control unit. The first control unit controls the first selection unit to operate, causing the first and second gate driving units to alternately output scan signals to the scan lines in the vertical transition area. When the display panel refreshes in partitions, the average refresh rate of the vertical transition area is between the two vertical partitions, which can reduce or eliminate screen flicker and uneven brightness at the boundary of the vertical partitions, thus improving the display effect of the display device.

[0018] Other features and advantages of this application will become apparent from the following detailed description, or may be learned in part from practice of this application.

[0019] It should be understood that the above general description and the following detailed description are exemplary and explanatory only, and are not intended to limit this disclosure. Attached Figure Description

[0020] The accompanying drawings, which are incorporated in and form part of this specification, illustrate embodiments consistent with this application and, together with the description, serve to explain the principles of this application. It is obvious that the drawings described below are merely some embodiments of this application, and those skilled in the art can obtain other drawings based on these drawings without any inventive effort.

[0021] Figure 1 This is a schematic diagram of the display device in Embodiment 1 of this application.

[0022] Figure 2 This is a schematic diagram of the display panel comprising two vertical sub-areas in Embodiment 1 of this application.

[0023] Figure 3 This is a schematic diagram of the control module in Embodiment 1 of this application.

[0024] Figure 4 This is a schematic diagram of the display device in Embodiment 2 of this application.

[0025] Figure 5 This is a schematic diagram of the display panel including two horizontal sub-areas in Embodiment 2 of this application.

[0026] Explanation of reference numerals in the attached figures: 100. Display panel; 101. Scan line; 102. Data line; 111. First vertical partition; 112. First vertical sub-partition; 113. Second vertical sub-partition; 114. Second vertical partition; 121. First horizontal partition; 122. First horizontal sub-partition; 123. Second horizontal sub-partition; 124. Second horizontal partition; 200. Control module; 210. First selection unit; 211. First transistor; 212. Second transistor; 213. Third transistor; 214. Fourth transistor; 220. First control unit; 221. First controller; 222. Second controller; 230. First comparison unit; 240. Second comparison unit; 250. Second selection unit; 251. Fifth transistor; 252. Sixth transistor; 253. Seventh transistor; 254. Eighth transistor; 260. Second control unit; 261. Third controller; 262. Fourth controller; 300, Gate driving module; 310, First gate driving unit; 320, Second gate driving unit; 400, Source driver module; 410, First source driver unit; 420, Second source driver unit. Detailed Implementation

[0027] Exemplary embodiments will now be described more fully with reference to the accompanying drawings. However, these exemplary embodiments can be implemented in many forms and should not be construed as limited to the examples set forth herein; rather, these embodiments are provided to make this application more comprehensive and complete, and to fully convey the concept of the exemplary embodiments to those skilled in the art.

[0028] Furthermore, the described features, structures, or characteristics can be combined in any suitable manner in one or more embodiments. Numerous specific details are provided in the following description to give a thorough understanding of embodiments of this application. However, those skilled in the art will recognize that the technical solutions of this application can be practiced without one or more of the specific details, or other methods, components, apparatuses, steps, etc., can be employed. In other instances, well-known methods, apparatuses, implementations, or operations are not shown or described in detail to avoid obscuring various aspects of this application.

[0029] The present application will now be described in further detail with reference to the accompanying drawings and specific embodiments. It should be noted that the technical features involved in the various embodiments described below can be combined with each other as long as they do not conflict with each other. The embodiments described below with reference to the accompanying drawings are exemplary and intended to explain the present application, and should not be construed as limiting the present application.

[0030] Example 1 See Figure 1 As shown, in this embodiment, the display device includes a display panel 100, a control module 200, and a gate driving module 300. The display panel 100 includes multiple rows of scan lines 101, multiple columns of data lines 102, and multiple sub-pixels. The sub-pixels are located at the intersections of the scan lines 101 and the data lines 102. Each sub-pixel is connected to the scan line 101 of its row and the data line 102 of its column. The scan line 101 controls the activation of a row of sub-pixels, and the data signals on the multiple columns of data lines 102 are written to the multiple sub-pixels of a row to realize the display of a row of images. By scanning and activating all sub-pixels row by row, one frame of images can be displayed.

[0031] The gate driving module 300 includes a first gate driving unit 310 (GOA1) and a second gate driving unit 320 (GOA2). The display panel 100 includes a first vertical partition 111, a second vertical partition 114, and a vertical transition area. The first vertical partition 111 and the second vertical partition 114 are respectively disposed on both sides of the column direction of the vertical transition area. Multiple scan lines 101 of the first vertical partition 111 are connected to the first gate driving unit 310, and multiple scan lines 101 of the second vertical partition 114 are connected to the second gate driving unit 320.

[0032] The gate driving module 300 can control the refresh rate of the display panel 100, which is the number of times the display panel 100 updates the image per second. Specifically, the first gate driving unit 310 controls the refresh rate of the first vertical partition 111, and the second gate driving unit 320 controls the refresh rate of the second vertical partition 114; when the refresh rates of the first vertical partition 111 and the second vertical partition 114 are different, the display panel 100 can achieve partitioned refresh.

[0033] The control module 200 includes a first selection unit 210 and a first control unit 220. The first selection unit 210 is connected to the first gate driving unit 310, the second gate driving unit 320, the scan line 101 in the vertical transition region, and the first control unit 220. The first control unit 220 controls the first selection unit 210 to work, so that the first gate driving unit 310 and the second gate driving unit 320 alternately output scan signals to the scan line 101 in the vertical transition region.

[0034] If the refresh rate of the first vertical partition 111 is F1 and the refresh rate of the second vertical partition 114 is F2, and the refresh rates F1 and F2 are different, then the average refresh rate of the vertical transition zone is between F1 and F2 over a period of time.

[0035] When displaying high dynamic range images, increasing the refresh rate can reduce or eliminate motion blur and improve display quality. When displaying static images, decreasing the refresh rate can reduce the power consumption of the display panel 100. The display panel 100 uses zoned refresh, applying different refresh rates to different zones to balance display quality and power consumption. However, significant differences in refresh rates between adjacent zones can easily lead to screen flicker and uneven brightness at zone boundaries, affecting the display performance of the device.

[0036] In this embodiment, the display device includes a display panel 100, a control module 200, and a gate driving module 300. The display panel 100 includes multiple rows of scan lines 101 and multiple columns of data lines 102. The gate driving module 300 includes a first gate driving unit 310 and a second gate driving unit 320. The display panel 100 includes a first vertical partition 111, a second vertical partition 114, and a vertical transition region. The first vertical partition 111 and the second vertical partition 114 are respectively disposed on both sides of the column direction of the vertical transition region. The multiple scan lines 101 of the first vertical partition 111 are all connected to the first gate driving unit 320. The second vertical partition 114 is connected to the second gate driving unit 320. The control module 200 includes a first selection unit 210 and a first control unit 220. The first selection unit 210 is connected to the first gate driving unit 310, the second gate driving unit 320, the scan lines 101 in the vertical transition area, and the first control unit 220. The first control unit 220 controls the first selection unit 210 to work, so that the first gate driving unit 310 and the second gate driving unit 320 alternately output scan signals to the scan lines 101 in the vertical transition area. When the display panel 100 refreshes in partitions, the average refresh rate of the vertical transition area is between the two vertical partitions, that is, a smooth transition of refresh rate between the two vertical partitions is achieved, which can reduce or eliminate screen flicker and uneven brightness at the boundary of the vertical partitions and improve the display effect of the display device.

[0037] It should be noted that the display device includes a source drive module 400, which is connected to the multi-column data lines 102 of the display panel 100.

[0038] In some embodiments, the vertical transition region includes a first vertical sub-region 112, and the first selection unit 210 includes a first transistor 211 and a second transistor 212. The first transistor 211 and the second transistor 212 have different channel types; for example, the first transistor 211 is an N-channel field-effect transistor, and the second transistor 212 is a P-channel field-effect transistor, or vice versa.

[0039] The first terminal of the first transistor 211 is connected to the first gate driving unit 310, the second terminal of the first transistor 211 is connected to the scan line 101 in the first vertical sub-region 112, the first terminal of the second transistor 212 is connected to the second gate driving unit 320, the second terminal of the second transistor 212 is connected to the scan line 101 in the first vertical sub-region 112, and the control terminals of the first transistor 211 and the second transistor 212 are both connected to the first control unit 220.

[0040] When the first vertical sub-region 112 includes multiple scan lines 101, the number of first transistors 211 and second transistors 212 can be set accordingly to multiple, with multiple first transistors 211 connected in parallel and multiple second transistors 212 connected in parallel. That is, each scan line 101 in the first vertical sub-region 112 is connected to the first gate driving unit 310 through a first transistor 211, and each scan line 101 in the first vertical sub-region 112 is connected to the second gate driving unit 320 through a second transistor 212.

[0041] The first selection unit 210 includes a first transistor 211 and a second transistor 212. When the first transistor 211 is on and the second transistor 212 is off, the first vertical sub-region 112 is driven by the first gate driving unit 310. When the first transistor 211 is off and the second transistor 212 is on, the first vertical sub-region 112 is driven by the second gate driving unit 320. When the first transistor 211 and the second transistor 212 are alternately on, the average refresh rate of the vertical transition region is between the two vertical partitions. At the same time, by controlling the on-time ratio of the first transistor 211 and the second transistor 212 through the first control unit 220, the magnitude of the average refresh rate of the vertical transition region can be controlled.

[0042] See Figure 2 As shown, the vertical transition area includes a first vertical sub-area 112 and a second vertical sub-area 113, with the first vertical sub-area 112 located on the side of the second vertical sub-area 113 closest to the first vertical partition 111. That is, the first vertical partition 111, the first vertical sub-area 112, the second vertical sub-area 113, and the second vertical partition 114 are arranged sequentially along the column direction.

[0043] The first selection unit 210 includes a first transistor 211, a second transistor 212, a third transistor 213, and a fourth transistor 214. The first transistor 211 and the second transistor 212 have different channel types, and the third transistor 213 and the fourth transistor 214 have different channel types. For example, the first transistor 211 may be an N-channel field-effect transistor, and the second transistor 212 may be a P-channel field-effect transistor, or vice versa; the third transistor 213 may be an N-channel field-effect transistor, and the fourth transistor 214 may be a P-channel field-effect transistor, or vice versa. The first terminal of the first transistor 211 is connected to the first gate driving unit 310, and the second terminal of the first transistor 211 is connected to the scan line 101 of the first vertical sub-region 112. The first terminal of the second transistor 212 is connected to the second gate driving unit 320, and the second terminal of the second transistor 212 is connected to the scan line 101 of the first vertical sub-region 112. The first terminal of the third transistor 213 is connected to the first gate driving unit 310, and the second terminal of the third transistor 213 is connected to the scan line 101 of the second vertical sub-region 113. The first terminal of the fourth transistor 214 is connected to the second gate driving unit 320, and the second terminal of the fourth transistor 214 is connected to the scan line 101 of the second vertical sub-region 113.

[0044] When the first vertical sub-region 112 includes multiple scan lines 101, the number of first transistors 211 and second transistors 212 can be set to multiple, with multiple first transistors 211 connected in parallel and multiple second transistors 212 connected in parallel. When the second vertical sub-region 113 includes multiple scan lines 101, the number of third transistors 213 and fourth transistors 214 can be set to multiple, with multiple third transistors 213 connected in parallel and multiple fourth transistors 214 connected in parallel.

[0045] The first transistor 211 and the second transistor 212 are turned on alternately, and the average refresh rate of the first vertical sub-region 112 is between the two vertical partitions. The third transistor 213 and the fourth transistor 214 are turned on alternately, and the average refresh rate of the second vertical sub-region 113 is between the two vertical partitions. At the same time, by controlling the turn-on time ratio of the first transistor 211 and the second transistor 212, as well as the turn-on time ratio of the third transistor 213 and the fourth transistor 214, the average refresh rate of the vertical transition region can be controlled.

[0046] In some embodiments, the first control unit 220 includes a first controller 221 and a second controller 222, the control terminals of the first transistor 211 and the second transistor 212 are connected to the first controller 221, and the control terminals of the third transistor 213 and the fourth transistor 214 are connected to the second controller 222.

[0047] The first controller 221 outputs a pulse width modulation (PWM) signal to control the on-time ratio of the first transistor 211 and the second transistor 212. The second controller 222 outputs a pulse width modulation signal to control the on-time ratio of the third transistor 213 and the fourth transistor 214. The on-time ratio of the two transistors is controlled separately by different controllers. The average refresh rate of the first vertical sub-region 112 and the average refresh rate of the second vertical sub-region 113 can be set separately.

[0048] In some embodiments, see Figure 3As shown, the control module 200 also includes a first comparison unit 230, which is connected to the first gate driving unit 310, the second gate driving unit 320, and the first control unit 220. The first comparison unit 230 is used to compare the refresh rates of the first gate driving unit 310 and the second gate driving unit 320. The first control unit 220 controls the first selection unit 210 according to the comparison result, so that the average refresh rate of different areas of the display panel 100 increases or decreases sequentially within a preset time.

[0049] For example, if the refresh rate of the first vertical partition 111 is greater than the refresh rate of the second vertical partition 114, the first control unit 220 controls the first selection unit 210 to work according to the comparison result, so that the average refresh rate of the first vertical sub-region 112 is greater than the average refresh rate of the second vertical sub-region 113. In the column direction, the average refresh rates of the first vertical partition 111, the first vertical sub-region 112, the second vertical sub-region 113 and the second vertical partition 114 decrease sequentially.

[0050] The average refresh rates of the first vertical partition 111, the first vertical sub-partition 112, the second vertical sub-partition 113, and the second vertical partition 114 increase or decrease sequentially, and the refresh rates between the two vertical partitions transition smoothly, which can reduce or eliminate screen flicker and uneven brightness at the junction of the vertical partitions and improve the display effect of the display device.

[0051] In some embodiments, the control module 200 further includes a second comparison unit 240, which is connected to the first gate driving unit 310, the second gate driving unit 320 and the first control unit 220. The second comparison unit 240 is used to compare the difference between the refresh rates of the first gate driving unit 310 and the second gate driving unit 320 with a preset refresh rate.

[0052] When the refresh rate difference is greater than the preset refresh rate, the first control unit 220 controls the first selection unit 210 to switch the scanning signal of the vertical transition area, and the average refresh rate of the first vertical partition 111, the first vertical sub-region 112, the second vertical sub-region 113, and the second vertical partition 114 increases or decreases sequentially. When the refresh rate difference is less than or equal to the preset refresh rate, the first control unit 220 controls the first selection unit 210 not to switch the scanning signal of the vertical transition area, and the refresh rate of the first vertical partition 111 is equal to the refresh rate of either the first vertical partition 111 or the second vertical partition 114, and the refresh rate of the second vertical sub-region 113 is equal to the refresh rate of either the first vertical partition 111 or the second vertical partition 114.

[0053] The first selection unit 210 is controlled according to the relationship between the difference in refresh rates of the first gate driving unit 310 and the second gate driving unit 320 and the preset refresh rate. When the refresh rates of the first gate driving unit 310 and the second gate driving unit 320 are close, the vertical transition area is not enabled, which can reduce the power consumption of the display device.

[0054] Example 2 The difference between Embodiment 2 and Embodiment 1 is that the connection method between the source driver module 400 and the display panel 100 is different.

[0055] See Figure 4 As shown, in this embodiment, the display device includes a source driver module 400, which includes a first source driver unit 410 (SD1) and a second source driver unit 420 (SD2). The display panel 100 includes a first horizontal partition 121, a second horizontal partition 124, and a horizontal transition area. The first horizontal partition 121 and the second horizontal partition 124 are respectively disposed on both sides of the horizontal transition area in the row direction. The data line 102 of the first horizontal partition 121 is connected to the first source driver unit 410, and the data line 102 of the second horizontal partition 124 is connected to the second source driver unit 420.

[0056] The control module 200 includes a second selection unit 250 and a second control unit 260. The second selection unit 250 is connected to the first source drive unit 410, the second source drive unit 420, the data line 102 in the lateral transition region, and the second control unit 260. The second control unit 260 controls the second selection unit 250 to operate, causing the first source drive unit 410 and the second source drive unit 420 to alternately output data signals to the data line 102 in the lateral transition region.

[0057] The display panel 100 is divided into at least two horizontal partitions, and a horizontal transition area is set between the horizontal partitions to reduce or eliminate uneven brightness caused by crosstalk and other reasons.

[0058] In some embodiments, the lateral transition region includes a first lateral sub-region 122. The second selection unit 250 includes a fifth transistor 251 and a sixth transistor 252, which have different channel types. For example, the fifth transistor 251 is an N-channel field-effect transistor, and the sixth transistor 252 is a P-channel field-effect transistor, or vice versa.

[0059] The first terminal of the fifth transistor 251 is connected to the first source driving unit 410, and the second terminal of the fifth transistor 251 is connected to the data line 102 in the first lateral sub-region 122. The first terminal of the sixth transistor 252 is connected to the second source driving unit 420, and the second terminal of the sixth transistor 252 is connected to the data line 102 in the first lateral sub-region 122. The control terminals of both the fifth transistor 251 and the sixth transistor 252 are connected to the second control unit 260. When the first lateral sub-region 122 includes multiple data lines 102, the number of fifth transistors 251 and sixth transistors 252 can be set accordingly, with multiple fifth transistors 251 connected in parallel and multiple sixth transistors 252 connected in parallel.

[0060] The second selection unit 250 includes a fifth transistor 251 and a sixth transistor 252. When the fifth transistor 251 is on and the sixth transistor 252 is off, the first lateral sub-region 122 is driven by the first source driving unit 410. When the fifth transistor 251 is off and the sixth transistor 252 is on, the first lateral sub-region 122 is driven by the second source driving unit 420. When the fifth transistor 251 and the sixth transistor 252 are alternately on, the data signal for the lateral transition region is alternately provided by the two source driving units. At the same time, the brightness of the vertical transition region can be finely adjusted by controlling the on-time ratio of the fifth transistor 251 and the sixth transistor 252 through the second control unit 260.

[0061] In some embodiments, see Figure 5 As shown, the horizontal transition area includes a first horizontal sub-area 122 and a second horizontal sub-area 123. The first horizontal sub-area 122 is located on the side of the second horizontal sub-area 123 that is close to the first horizontal partition 121.

[0062] The second selection unit 250 includes a fifth transistor 251, a sixth transistor 252, a seventh transistor 253, and an eighth transistor 254. The fifth transistor 251 and the sixth transistor 252 have different channel types, and the seventh transistor 253 and the eighth transistor 254 have different channel types. For example, the fifth transistor 251 can be an N-channel field-effect transistor, and the sixth transistor 252 can be a P-channel field-effect transistor, or vice versa; the seventh transistor 253 can be an N-channel field-effect transistor, and the eighth transistor 254 can be a P-channel field-effect transistor, or vice versa.

[0063] The first terminal of the fifth transistor 251 is connected to the first source driving unit 410, and the second terminal of the fifth transistor 251 is connected to the data line 102 of the first lateral sub-region 122. The first terminal of the sixth transistor 252 is connected to the second source driving unit 420, and the second terminal of the sixth transistor 252 is connected to the data line 102 of the first lateral sub-region 122. The first terminal of the seventh transistor 253 is connected to the first source driving unit 410, and the second terminal of the seventh transistor 253 is connected to the data line 102 of the second lateral sub-region 123. The first terminal of the eighth transistor 254 is connected to the second source driving unit 420, and the second terminal of the eighth transistor 254 is connected to the data line 102 of the second lateral sub-region 123.

[0064] When the first horizontal sub-region 122 includes multiple data lines 102, the number of fifth transistors 251 and sixth transistors 252 can be set accordingly, with multiple fifth transistors 251 connected in parallel and multiple sixth transistors 252 connected in parallel. When the second horizontal sub-region 123 includes multiple data lines 102, the number of seventh transistors 253 and eighth transistors 254 can be set accordingly, with multiple seventh transistors 253 connected in parallel and multiple eighth transistors 254 connected in parallel.

[0065] The fifth transistor 251 and the sixth transistor 252 are turned on alternately, and the brightness of the first horizontal sub-region 122 is between the two horizontal sub-regions. The seventh transistor 253 and the eighth transistor 254 are turned on alternately, and the brightness of the second horizontal sub-region 123 is between the two horizontal sub-regions.

[0066] In some embodiments, the second control unit 260 includes a third controller 261 and a fourth controller 262, the control terminals of the fifth transistor 251 and the sixth transistor 252 are connected to the third controller 261, and the control terminals of the seventh transistor 253 and the eighth transistor 254 are connected to the fourth controller 262.

[0067] The third controller 261 outputs a pulse width modulation signal to control the on-time ratio of the fifth transistor 251 and the sixth transistor 252. The fourth controller 262 outputs a pulse width modulation signal to control the on-time ratio of the seventh transistor 253 and the eighth transistor 254. The on-time ratio of the two transistors is controlled separately by different controllers. The average refresh rate of the first horizontal sub-region 122 and the brightness of the second horizontal sub-region 123 can be finely adjusted separately.

[0068] The terms "first," "second," etc., are used for descriptive purposes only and should not be construed as indicating or implying relative importance or implicitly specifying the number of technical features indicated. Therefore, a feature defined with "first," "second," etc., may explicitly or implicitly include one or more of that feature. In the description of this application, "multiple" means two or more, unless otherwise explicitly specified.

[0069] In this application, unless otherwise expressly specified and limited, the terms "assembly," "connection," etc., should be interpreted broadly. For example, they can refer to a fixed connection, a detachable connection, or an integral part; they can refer to a mechanical connection or an electrical connection; they can refer to a direct connection or an indirect connection through an intermediate medium; they can refer to the internal communication of two components or the interaction between two components. Those skilled in the art can understand the specific meaning of the above terms in this application according to the specific circumstances.

[0070] In the description of this specification, references to terms such as "some embodiments," "exemplarily," etc., indicate that a specific feature, structure, material, or characteristic described in connection with that embodiment or example is included in at least one embodiment or example of this application. The illustrative expressions of the above terms in this specification do not necessarily refer to the same embodiment or example. Furthermore, the specific features, structures, materials, or characteristics described may be combined in a suitable manner in any one or more embodiments or examples. Moreover, without contradiction, those skilled in the art can combine and integrate the different embodiments or examples described in this specification, as well as the features of different embodiments or examples.

[0071] Although embodiments of this application have been shown and described above, it is understood that the above embodiments are exemplary and should not be construed as limiting this application. Those skilled in the art can make changes, modifications, substitutions and variations to the above embodiments within the scope of this application. Therefore, any changes or modifications made in accordance with the claims and description of this application should fall within the scope of this patent application.

Claims

1. A display device comprising a display panel, the display panel including multiple rows of scan lines, multiple columns of data lines, and multiple sub-pixels, the sub-pixels being disposed at the intersections of the scan lines and the data lines, each sub-pixel being connected to the scan line of its row and the data line of its column, characterized in that, The display device further includes: The gate driving module includes a first gate driving unit and a second gate driving unit. The display panel includes a first vertical partition, a second vertical partition, and a vertical transition area. The first vertical partition and the second vertical partition are respectively disposed on both sides of the column direction of the vertical transition area. The scan lines of the first vertical partition are connected to the first gate driving unit, and the scan lines of the second vertical partition are connected to the second gate driving unit. The control module includes a first selection unit and a first control unit. The first selection unit is connected to the first gate driving unit, the second gate driving unit, the scan line in the longitudinal transition region, and the first control unit. The first control unit controls the first selection unit to work so that the first gate driving unit and the second gate driving unit alternately output scan signals to the scan line in the longitudinal transition region.

2. The display device according to claim 1, characterized in that, The longitudinal transition region includes a first longitudinal sub-region. The first selection unit includes a first transistor and a second transistor. The first transistor and the second transistor have different channel types. The first terminal of the first transistor is connected to the first gate driving unit, and the second terminal of the first transistor is connected to a scan line in the first longitudinal sub-region. The first terminal of the second transistor is connected to the second gate driving unit, and the second terminal of the second transistor is connected to a scan line in the first longitudinal sub-region. The control terminals of the first transistor and the second transistor are both connected to the first control unit.

3. The display device according to claim 1, characterized in that, The longitudinal transition region includes a first longitudinal sub-region and a second longitudinal sub-region, wherein the first longitudinal sub-region is located on the side of the second longitudinal sub-region that is close to the first longitudinal partition. The first selection unit includes a first transistor, a second transistor, a third transistor, and a fourth transistor. The first transistor and the second transistor have different channel types, and the third transistor and the fourth transistor have different channel types. The first terminal of the first transistor is connected to the first gate driving unit, and the second terminal of the first transistor is connected to the scan line of the first vertical sub-region. The first terminal of the second transistor is connected to the second gate driving unit, and the second terminal of the second transistor is connected to the scan line of the first vertical sub-region. The first terminal of the third transistor is connected to the first gate driving unit, and the second terminal of the third transistor is connected to the scan line of the second vertical sub-region. The first terminal of the fourth transistor is connected to the second gate driving unit, and the second terminal of the fourth transistor is connected to the scan line of the second vertical sub-region.

4. The display device according to claim 3, characterized in that, The first control unit includes a first controller and a second controller. The control terminals of the first transistor and the second transistor are connected to the first controller, and the control terminals of the third transistor and the fourth transistor are connected to the second controller.

5. The display device according to any one of claims 1 to 4, characterized in that, The control module further includes a first comparison unit, which is connected to the first gate driving unit, the second gate driving unit and the first control unit. The first comparison unit is used to compare the refresh rates of the first gate driving unit and the second gate driving unit. The first control unit controls the first selection unit according to the comparison result, so that the average refresh rate of different areas of the display panel increases or decreases sequentially within a preset time.

6. The display device according to any one of claims 1 to 4, characterized in that, The control module further includes a second comparison unit, which is connected to the first gate driving unit, the second gate driving unit and the first control unit. The second comparison unit is used to compare the difference between the refresh rates of the first gate driving unit and the second gate driving unit with a preset refresh rate. When the difference between the refresh rates is greater than the preset refresh rate, the first control unit controls the first selection unit to switch the scanning signal of the vertical transition region.

7. The display device according to claim 1, characterized in that, The display device further includes a source drive module, which includes a first source drive unit and a second source drive unit. The display panel includes a first horizontal partition, a second horizontal partition, and a horizontal transition area. The first horizontal partition and the second horizontal partition are respectively disposed on both sides of the horizontal transition area in the row direction. The data line of the first horizontal partition is connected to the first source drive unit, and the data line of the second horizontal partition is connected to the second source drive unit. The control module includes a second selection unit and a second control unit. The second selection unit is connected to the first source drive unit, the second source drive unit, the data line in the lateral transition region, and the second control unit. The second control unit controls the second selection unit to work so that the first source drive unit and the second source drive unit alternately output data signals to the data line in the lateral transition region.

8. The display device according to claim 7, characterized in that, The lateral transition region includes a first lateral sub-region. The second selection unit includes a fifth transistor and a sixth transistor. The fifth transistor and the sixth transistor have different channel types. The first terminal of the fifth transistor is connected to the first source driving unit, and the second terminal of the fifth transistor is connected to the data line in the first lateral sub-region. The first terminal of the sixth transistor is connected to the second source driving unit, and the second terminal of the sixth transistor is connected to the data line in the first lateral sub-region. The control terminals of the fifth transistor and the sixth transistor are both connected to the second control unit.

9. The display device according to claim 7, characterized in that, The lateral transition area includes a first lateral sub-area and a second lateral sub-area, wherein the first lateral sub-area is located on the side of the second lateral sub-area closer to the first lateral partition. The second selection unit includes a fifth transistor, a sixth transistor, a seventh transistor, and an eighth transistor. The fifth transistor and the sixth transistor have different channel types, and the seventh transistor and the eighth transistor have different channel types. The first terminal of the fifth transistor is connected to the first source driving unit, and the second terminal of the fifth transistor is connected to the data line of the first lateral sub-region. The first terminal of the sixth transistor is connected to the second source driving unit, and the second terminal of the sixth transistor is connected to the data line of the first lateral sub-region. The first terminal of the seventh transistor is connected to the first source driving unit, and the second terminal of the seventh transistor is connected to the data line of the second lateral sub-region. The first terminal of the eighth transistor is connected to the second source driving unit, and the second terminal of the eighth transistor is connected to the data line of the second lateral sub-region.

10. The display device according to claim 9, characterized in that, The second control unit includes a third controller and a fourth controller. The control terminals of the fifth transistor and the sixth transistor are connected to the third controller, and the control terminals of the seventh transistor and the eighth transistor are connected to the fourth controller.