3D printing image processing and displaying method and device, equipment and storage medium

By decomposing high-resolution 3D printing slice patterns into low-resolution sub-patterns and encoding them, and combining digital micromirror device (DMD) projection and galvanometer dithering co-control, a higher resolution 3D printing technology has been achieved on low-cost DLP display technology. This solves the problems of high transmission costs and low pattern utilization, and enables efficient 4K image printing.

CN121907968APending Publication Date: 2026-04-21SENWAYLIGHT TECH (SHENZHEN) CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
SENWAYLIGHT TECH (SHENZHEN) CO LTD
Filing Date
2025-12-24
Publication Date
2026-04-21

AI Technical Summary

Technical Problem

Existing DLP photopolymerization 3D printing technology suffers from high transmission costs, low utilization of RGB888 format patterns, and high economic costs when improving physical resolution, especially when printing 4K images, it cannot effectively utilize the RGB888 format.

Method used

The high-resolution 3D printing slice pattern is decomposed into multiple sub-patterns adapted to low-resolution DLP, encoded to form an image data stream adapted to low-bandwidth transmission, and the sub-patterns are projected through a digital micromirror device (DMD) and combined with galvanometer dithering to achieve high-resolution 3D printing.

Benefits of technology

Achieving higher jitter resolution in 3D printing on natively low-resolution, low-refresh-rate DLP display technology reduces transmission costs, improves pattern utilization, simplifies hardware configuration and data processing, and maintains a 60Hz refresh rate.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN121907968A_ABST
    Figure CN121907968A_ABST
Patent Text Reader

Abstract

The invention relates to the technical field of image processing, in particular to a 3D printing image processing and displaying method and device.The method comprises the steps that a high-resolution 3D printing slice pattern is disassembled into a plurality of sub-patterns matched with a low-resolution DLP; performing coding processing on the plurality of sub-patterns to form an image data stream adaptive to low-bandwidth transmission; transmitting the image data stream to a digital light processing (DLP) controller, driving a digital micromirror device (DMD) to project a sub-pattern by the DLP controller, and synchronously outputting a control signal; driving an executive component to generate displacement based on the control signal, so that the sub-patterns projected by the DMD synchronously deviate; and all the sub-patterns are projected in sequence, and the high-resolution 3D printing exposure pattern is synthesized through the persistence of vision or the time integration effect. Therefore, 3D printing with higher jitter resolution can be realized on the basis of a native low-resolution and low-refresh-rate DLP (Digital Light Processing) display technology through cooperative control of image coding, decoding and galvanometer jitter.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This application relates to the field of image processing technology, and in particular to a 3D printing image processing and display method, apparatus, electronic device, and computer-readable storage medium. Background Technology

[0002] With the development of photopolymerization array 3D printing technology, improving printing accuracy by upgrading physical resolution leads to increased display costs. This issue is particularly prominent in the field of Digital Light Processing (DLP) photopolymerization technology. Increasing the physical resolution of DLP may increase the size and cost of the Digital Micromirror Device (DMD). Currently, another approach is to use ultra-high definition (UHD) high refresh rates and galvanometer technology to dither low-resolution images to obtain high-resolution images, such as the DLP471TP and DLP780TE. These products are mainly used for red, green, and blue (RGB) channel displays, and their application in 3D printing involves some waste.

[0003] Most 3D printing photopolymerization processes use a single ultraviolet lamp (UV lamp) to expose black and white patterns. Even when using all RGB channels, the three channels are repeatedly exposed as grayscale channels. However, displaying 4K patterns in UHD has certain costs. It requires external support for 4K@60Hz input and a controller that supports a 240Hz high refresh rate to achieve the dithering of four 1080P subframes into one 4K frame using 4-Way pixel reassembly technology (eXtended Pixel Resolution, XPR). XPR technologies such as DLP471TP and DLP780TE have many drawbacks when applied to 3D printing, such as high transmission costs and extremely low utilization of RGB888 8-bit depth format patterns. Industrial DLP technologies such as DLPC4710LC do not support 4K image input, only 1080P@60HZ video streams, and cannot directly achieve 4K printing. Summary of the Invention

[0004] This application provides a 3D printing image processing and display method, apparatus, electronic device, and computer-readable storage medium, which can achieve higher jitter resolution 3D printing on native low-resolution, low-refresh-rate DLP display technology.

[0005] To achieve the above objectives, this application adopts the following technical solution: Firstly, a 3D printing image processing and display method is provided, including: S1: Decompose the high-resolution 3D printed slice pattern into multiple sub-patterns adapted to low-resolution DLP; S2: Encode the multiple sub-patterns to form an image data stream adapted for low-bandwidth transmission; S3: The image data stream is transmitted to the Digital Light Processing (DLP) controller, which drives the Digital Micromirror Device (DMD) to project sub-patterns and outputs control signals synchronously. S4: Based on the control signal, drive the execution component to generate displacement, so that the sub-pattern of the DMD projection is synchronously offset; S5: Repeat steps S3 to S4 to project all sub-patterns in sequence and synthesize high-resolution 3D printing exposure patterns through visual persistence or time integration effects.

[0006] Secondly, a 3D printing image processing and display device is provided, comprising: The pattern processing module is used to decompose high-resolution 3D printed slice patterns into multiple sub-patterns adapted to low-resolution DLP. The encoding processing module is used to encode the multiple sub-patterns to form an image data stream adapted for low-bandwidth transmission; The DLP projection module is used to transmit the image data stream to the digital light processing (DLP) controller, which drives the digital micromirror device (DMD) to project sub-patterns and synchronously outputs control signals. The displacement driving module is used to drive the execution component to generate displacement based on the control signal, so that the sub-patterns projected by the DMD are synchronously offset. The exposure module is used to sequentially project all sub-patterns through the DLP projection module and the displacement driving module, and synthesize high-resolution 3D printing exposure patterns through visual persistence or time integration effects.

[0007] Thirdly, embodiments of this application provide an electronic device, including a memory, a processor, and a computer program stored in the memory and executable on the processor, wherein the processor executes the computer program to implement the 3D printing image processing and display method as described in any one of the first aspects above.

[0008] Fourthly, embodiments of this application provide a computer-readable storage medium storing a computer program that, when executed by a processor, implements the 3D printing image processing and display method as described in any one of the first aspects above.

[0009] Fifthly, embodiments of this application provide a computer program product that, when run on an electronic device, causes the electronic device to execute the 3D printing image processing and display method described in any of the first aspects above.

[0010] It is understood that the beneficial effects of the second to fifth aspects mentioned above can be found in the relevant descriptions in the first aspect mentioned above, and will not be repeated here.

[0011] In this embodiment, the high-resolution 3D printing slice pattern is first decomposed into multiple sub-patterns adapted to low-resolution DLP. These sub-patterns are then encoded to form an image data stream adapted for low-bandwidth transmission. This image data stream is transmitted to a digital light processing (DLP) controller, which drives a digital micromirror device (DMD) to project the sub-patterns and simultaneously outputs control signals. Based on these control signals, the actuator is driven to generate displacement, causing the sub-patterns projected by the DMD to shift synchronously. All sub-patterns are projected sequentially, and a high-resolution 3D printing exposure pattern is synthesized through visual persistence or time integration effects. Thus, through the coordinated control of image encoding, decoding, and mirror dithering, higher dithering resolution 3D printing can be achieved on natively low-resolution, low-refresh-rate DLP display technology.

[0012] The above description is only an overview of the technical solution of this application. In order to better understand the technical means of this application and to implement it in accordance with the contents of the specification, and to make the above and other objects, features and advantages of this application more obvious and understandable, the following are specific embodiments of this application. Attached Figure Description

[0013] Various other advantages and benefits will become apparent to those skilled in the art upon reading the detailed description of the preferred embodiments below. The accompanying drawings are for illustrative purposes only and are not intended to limit the scope of this application. Furthermore, the same reference numerals denote the same parts throughout the drawings. In the drawings: Figure 1 This is a schematic flowchart of a 3D printing image processing and display method provided in an embodiment of this application; Figure 2 This is a flowchart of the encoding projection synthesis process of 3D printed slice patterns provided in the embodiments of this application; Figure 3 This is a structural block diagram of the 3D printing image processing and display device provided in the embodiments of this application; Figure 4 This is a schematic diagram of the structure of the electronic device provided in the embodiments of this application. Detailed Implementation

[0014] The embodiments of the technical solutions of this application will now be described in detail with reference to the accompanying drawings. The following embodiments are only used to more clearly illustrate the technical solutions of this application, and are therefore merely examples and should not be used to limit the scope of protection of this application. When the following description relates to the accompanying drawings, unless otherwise indicated, the same numbers in different drawings represent the same or similar elements. Various changes, modifications, and equivalents of the methods, apparatus, and / or systems described herein will become apparent upon understanding this disclosure. For example, the order of operations described herein is merely illustrative and is not limited to those orders set forth herein, but can be changed as will become apparent upon understanding this disclosure, except for operations that must be performed in a specific order. Furthermore, for clarity and conciseness, descriptions of features known in the art may be omitted.

[0015] The embodiments described in the following examples of this disclosure are not representative of all embodiments consistent with this disclosure. Rather, they are merely examples of apparatuses and methods consistent with some aspects of this disclosure as detailed in the appended claims.

[0016] It should be noted that using DLP products like the DLP471TP and DLP780TE for 4K display in printing involves some waste. Therefore, we are considering using the DLP4710LC industrial-grade display chip in conjunction with the DLPC3479 controller in external light control mode to achieve 4K 3D printing projection. The DLPC3479's external video source is limited by its internal pixel clock, which can only support up to 1080P@60Hz RGB888 image transmission. RGB888 contains 24 bits of data and is typically used in structured light 3D scanning. Each frame of RGB888 image received can project 24 1-bit 1080P images or 3 8-bit 1080P patterns. However, in 3D printing, the original pattern of each slice of the printed model can usually be encoded as a minimum of 1-bit binary black and white pattern. Directly transmitting RGB888 patterns for display would be wasteful. Therefore, the problems to be solved include: 1. Encode 4K@60Hz patterns into a 1080P@60Hz video stream; 2. Extract the 1080P@60Hz pattern and project the 4K pattern.

[0017] It should be noted that the core R&D goal of Texas Instruments' (TI) eXtended Pixel Resolution (XPR) reference design is to meet the application needs of the display field, and it was not specifically developed for digital light processing (DLP) printing technology. Therefore, directly transplanting it into the DLP photopolymerization 3D printing scenario will have at least the following drawbacks: Data transmission costs are high: an HDMI 2.0 receiver chip is required to achieve stable reception of 4K@60Hz image data.

[0018] The utilization rate of RGB888 (red, green, blue) 8-bit depth format patterns is extremely low: the actual effective slice pattern in the 3D printing process is a 1-bit binary black and white image, and theoretically the remaining 23 bits of data in this format are all redundant and repetitive data.

[0019] High economic cost: Compared to the native 1080P resolution DLP solution, the increased clock frequency of 4K pattern transmission and the introduction of additional image processing steps significantly increase the overall cost of hardware configuration and data processing.

[0020] To this end, this invention proposes a method and device for achieving higher jitter resolution 4K while maintaining a 60Hz refresh rate on native low-resolution 1080P and low refresh rate display technologies such as 60Hz display technology, through more efficient image processing technology and XPR galvanometer control. This solves the problem of achieving jitter 4K level 3D printing in native 1080P DLP industrial products such as DLP4710LC.

[0021] It should be noted that the execution subject of the 3D printing image processing and display method in this embodiment can be a 3D printing image processing and display device, hereinafter referred to as "device". The device can be configured in any type of electronic device, and this application embodiment does not limit it.

[0022] See Figure 1 This is a flowchart illustrating the 3D printing image processing and display method provided in an embodiment of this application. Figure 1 As shown, the 3D printing image processing and display method may include the following steps: S1: Decompose the high-resolution 3D printed slice pattern into multiple sub-patterns adapted to low-resolution DLP.

[0023] Optionally, the high resolution is 4K resolution and the low resolution is 1080P resolution. Step S1 specifically includes the following steps: the 4K resolution 3D printing slice pattern required for 3D printing is segmented, and the pixel data of different positions is extracted from the 4K resolution 3D printing slice pattern according to the 2×2 pixel block division rule to generate 4 corresponding 1-bit 1080P resolution sub-patterns.

[0024] The 3D printed slice pattern is a 1-bit binary black and white slice pattern.

[0025] It should be noted that during the photopolymerization process of 3D printing, the slice pattern required for exposure only needs to express exposure / non-exposure information. Therefore, the 3D printing slice pattern described in this invention is preferably a 1-bit binary black and white slice pattern. This type of pattern only contains black and white pixel states, eliminating the need for complex color or multi-grayscale information. This not only meets the exposure requirements of 3D printing but also significantly simplifies the data storage and transmission load. For high-resolution 3D printing slice patterns, the core effective information can be fully represented by only 1 bit.

[0026] In a preferred embodiment, the high resolution is 4K resolution and the low resolution is 1080P resolution. In this case, step S1 can be further refined into the following specific operations: the 4K resolution 1-bit binary black and white slice pattern required for 3D printing is segmented, and the pixel data at different positions of the 4K resolution 1-bit binary black and white slice pattern is extracted according to the 2×2 pixel block division rule to generate 4 corresponding 1-bit 1080P resolution sub-patterns.

[0027] Furthermore, the segmentation logic of the above-mentioned 4K resolution 1-bit binary black and white slice pattern is as follows: Since the total number of pixels in 4K resolution is 3840×2160 and the total number of pixels in 1080P resolution is 1920×1080, the total number of pixels in 4K resolution is exactly 4 times that of 1080P resolution. Therefore, the pixel matrix of the 4K pattern can be decomposed into 4 non-overlapping 1080P pixel matrices by using a 2×2 pixel block grid division method. In practice, the pixel coordinate system of the 4K pattern can be scanned along the movement, with each 2×2 pixel block as a basic unit. The pixel data of four different positions (denoted as N(X0Y0), N(X0Y1), N(X1Y0), and N(X1Y1) respectively, in each 2×2 pixel block can be extracted sequentially. X0 and X1 are the coordinates of adjacent pixels in the horizontal direction, and Y0 and Y1 are the coordinates of adjacent pixels in the vertical direction) can be integrated to synthesize four independent 1080P resolution sub-patterns (denoted as N1, N2, N3, and N4 respectively).

[0028] It should be emphasized that the extraction order of the four pixel positions within the above 2×2 pixel block can be arbitrarily set according to the actual application requirements. For example, the top left (X0Y0) pixel can be extracted first to form sub-pattern N1, and then the top right (X0Y1), bottom left (X1Y0), and bottom right (X1Y1) pixels can be extracted in sequence to form sub-patterns N2, N3, and N4.

[0029] S2: Encode multiple sub-patterns to form an image data stream adapted for low-bandwidth transmission.

[0030] Optionally, each sub-pattern can be encoded to redundantly expand each sub-pattern, resulting in expanded initial image data for each sub-pattern. The expanded initial image data is then packaged and integrated into image data in red, green, and blue 8-bit depth format to form an image data stream adapted for low-bandwidth transmission. The low-bandwidth transmission uses the High Definition Multimedia Interface (HDMI) protocol, including HDMI 1.4 or HDMI 2.0.

[0031] One possible implementation is to redundantly expand each of the four 1-bit low-resolution sub-patterns into 6-bit data. Since the total number of bits in RGB888 format data is 24 (8 bits each for the R, G, and B channels), the four expanded 6-bit data can perfectly fill the 24-bit RGB888 format data. Therefore, the four 6-bit expanded data are packaged and integrated into RGB888 format image data, ultimately forming a 1080P@60Hz video stream. Because the four 6-bit expanded data do not require additional transmission bandwidth and can be transmitted using existing RGB888 format channels, the data volume is controllable and the transmission efficiency is high.

[0032] The image data stream adapted for low-bandwidth transmission can be a 1080P@60Hz RGB888 format video stream. This specification is directly compatible with the HDMI 1.4 transmission protocol, eliminating the need for the high-bandwidth HDMI 2.0 transmission protocol. Compared to traditional XPR 4K dithering solutions that heavily rely on the HDMI 2.0 protocol to transmit 4K@60Hz image data, this solution significantly reduces the hardware requirements of the transmission link. It eliminates the need for a high-cost HDMI 2.0 receiver chip, greatly reducing communication costs. Furthermore, from a data transmission efficiency perspective, the HDMI receiver chip does not need to perform complex 4K pattern decoding on the encoded image data stream. It only needs to transmit the data directly to the DLP controller (such as the DLPC3479 controller) via the RGB888 channel. This simplifies the image processing flow of the communication link, reduces the requirements for the receiver's hardware decoding capabilities, and avoids potential delays or errors during data parsing, ensuring transmission stability and real-time performance.

[0033] It should be noted that the encoding scheme of this invention is not limited to the specific parameters for expanding the four 1-bit sub-patterns to 6 bits. In practical applications, the number of redundant expansion bits for a single sub-pattern can be flexibly adjusted based on factors such as the total number of bits in the transmission format, the number of sub-patterns, and the initial number of bits, as long as the core condition of "the total number of bits after expanding multiple sub-patterns matches the total number of bits in the transmission format" is met. For example, if there are three sub-patterns, each 1-bit sub-pattern can be expanded to 8-bit data and then packaged and integrated into RGB888 format data, which can also achieve the technical effect of low-bandwidth transmission.

[0034] It should be noted that step S1 requires the video source to perform certain image processing, and the video source is generally provided upstream. Re-encoding would increase the encoding burden on the upstream. Another solution is to use HDMI 2.0 to receive the original 4K@60Hz image, and then use an FPGA inside the HDMI 2.0 receiver chip in step S2 to reprocess the image into a 1080P image before transmitting it to the DLPC3479. In this way, the upstream video source can maintain the original 4K image source.

[0035] S3: Transmits the image data stream to the Digital Light Processing (DLP) controller, which drives the Digital Micromirror Device (DMD) to project sub-patterns and outputs control signals synchronously.

[0036] Optionally, the image data stream can be received through an HDMI receiver chip that supports the HDMI 1.4 transmission protocol and transmitted directly to the DLP controller.

[0037] Optionally, the DLP controller adopts an external pattern mode, and after receiving the image data stream, it is configured to perform sub-pattern projection at a 1-bit depth.

[0038] The DLP controller uses an external pattern mode to decode the received RGB888 image data into 1-bit bit-plane data. Based on the bit-plane data, it drives the digital micromirror device (DMD) to flip the micromirror and simultaneously controls the light-emitting diode (LED) to light up to display the corresponding bit pattern, and sends a synchronization signal to the field programmable gate array (FPGA).

[0039] Optionally, when the DLP controller projects a set of 6-bit redundant identical patterns, it synchronously outputs a control signal and sends it to the external control module. After receiving the control signal, the external control module drives the displacement actuator to generate displacement through digital-to-analog conversion or pulse width modulation, so that the DMD imaging position is shifted by half a pixel.

[0040] S4: The actuator is driven by the control signal to generate displacement, so that the sub-pattern of the DMD projection is synchronously offset.

[0041] Specifically, the FPGA can receive the synchronization signal sent by the DLP controller and drive the extended XPR galvanometer to perform displacement through a digital-to-analog converter (DAC) or pulse width modulation (PWM) to cause the DMD imaging to shift by half a pixel.

[0042] Optionally, when the DLP controller decodes RGB888 image data in external pattern mode, it generates a synchronization signal once for every 6 projected patterns. The 6 patterns are redundant and identical 1-bit low-resolution sub-patterns. The remaining 5 bits of data in the expanded 6-bit data can be configured as a low-weight mode for software adjustment of optical projection uniformity.

[0043] The initial image data is expanded from a 1-bit sub-pattern to 6 bits, and the remaining bits after expansion can be configured as a low-weight mode.

[0044] It should be noted that 3D printed patterns are black and white outlines, and 1 bit is enough to fully express the information. Here, 6 bits are used for redundant storage, and the remaining 5 bits can be used to design a low-weight mode to increase the grayscale range. This can be used to adjust the uniformity of the bright field pattern in software and optimize the insufficiency of optical projection uniformity.

[0045] As an example, after receiving a 1080P@60Hz video stream, the DLPC3479 can be set to either 1-bit or 8-bit depth using external pattern mode. 1-bit mode can project 24 patterns, while 8-bit mode can project 3 patterns. Since 4 patterns need to be projected using a 4-way method, 1-bit projection is used, with every 6 patterns being redundantly identical. The DLPC3479 generates a synchronization signal every 6 patterns projected and sends it to the external FPGA. The FPGA uses a DAC or PWM method to drive the XPR mirror to jitter to the next position, causing a half-pixel displacement during DMD imaging.

[0046] S5: Repeat steps S3 to S4 to project all sub-patterns in sequence and synthesize high-resolution 3D printing exposure patterns through visual persistence or time integration effects.

[0047] Specifically, after completing a single execution of steps S3 (sub-pattern projection) and S4 (galvanometer displacement), S3 to S4 are repeatedly executed in a loop, and all the low-resolution sub-patterns obtained from step S1 are projected one by one.

[0048] Taking a scene with a 4K resolution target and four 1080P sub-patterns as an example, S3 to S4 need to be executed four times in a loop. Each time a 1080P sub-pattern is projected, the galvanometer synchronously drives the pixels of the digital micromirror device (DMD) to complete one displacement along the XY direction (a total of four XY movements are completed), so that each DMD pixel displays the corresponding sub-pattern pixel at four different tiny positions.

[0049] Because the switching speed of the projected sub-patterns during the 3D printing exposure process (in conjunction with mirror displacement) is faster than the response speed of the human eye / photosensitive resin, a visual persistence effect occurs. Simultaneously, the time integration characteristic of the photosensitive resin with respect to exposure energy superimposes and integrates the information from the four projected sub-patterns. Ultimately, within a one-frame exposure cycle, the pixel information of the four 1080P sub-patterns is physically combined into a higher-resolution 4K pattern, meeting the high-resolution exposure requirements of 3D printing.

[0050] It should be noted that this invention can not only be applied to DLP4710LC to achieve 4K printing, but also has direct reference significance for high-resolution DLP digital projection such as low-resolution DLP3010LC and DLP2010LC. It can apply the light control technology of structured light originally used in 3D scanning to the field of 3D printing.

[0051] In this embodiment, the high-resolution 3D printing slice pattern is first decomposed into multiple sub-patterns adapted to low-resolution DLP. These sub-patterns are then encoded to form an image data stream adapted for low-bandwidth transmission. This image data stream is transmitted to a digital light processing (DLP) controller, which drives a digital micromirror device (DMD) to project the sub-patterns and simultaneously outputs control signals. Based on these control signals, the actuator is driven to generate displacement, causing the sub-patterns projected by the DMD to shift synchronously. All sub-patterns are projected sequentially, and a high-resolution 3D printing exposure pattern is synthesized through visual persistence or time integration effects. Thus, through the coordinated control of image encoding, decoding, and mirror dithering, higher dithering resolution 3D printing can be achieved on natively low-resolution, low-refresh-rate DLP display technology.

[0052] Figure 2The process of "encoding-projection synthesis" of 4K 3D printed slice patterns is shown, which is divided into two parts: encoding processing on the left and projection processing on the right.

[0053] Left side: Encoding process The process begins with "Encoding Process Start," acquiring a "24-bit 4K image" (i.e., the 4K resolution slice pattern required for 3D printing). The 4K image is then "converted into a black-and-white binary image (24-bit)." This 24-bit 4K binary image is "decomposed into four (6-bit) 1080P patterns." Each 4K pattern is further divided into four low-resolution (1080P) sub-patterns, each stored in 6-bit format. The four 6-bit 1080P sub-patterns are then "merged into a single frame of RGB888 image data (24-bit)." Using 24-bit data in RGB888 format, the four 6-bit sub-patterns are packed into the image, filling all 24 bits. Finally, the "24-bit 1080P pattern" is output, completing the encoding process and ending the process.

[0054] Right side: Projection processing flow (exposure compositing stage) The process begins with "Projection Processing Start," receiving a "24-bit 1080P pattern" output from the left. From this pattern, "one bitmap is extracted every 6 bits," corresponding to the four 6-bit sub-patterns in the encoding stage. These four 1080P sub-patterns are then parsed sequentially. One parsed 1080P sub-pattern is projected at a time, while simultaneously "synchronizing the XPR galvanometer position," causing the galvanometer to make a slight displacement (half a pixel offset) in the projection image, ensuring each sub-pattern is projected at a different pixel position. After four projections and galvanometer displacements, a "dithering synthesis" is performed to create a 4K image (6-bit). Through visual persistence / time integration effects, the four 1080P sub-patterns are synthesized into a final 4K resolution binary exposure pattern, resulting in a "4K black and white image (6-bit)," completing the projection process and ending the process.

[0055] Corresponding to the 3D printing image processing and display method described in the above embodiments, Figure 3 This is a structural block diagram of the 3D printing image processing and display device provided in the embodiments of this application.

[0056] Reference Figure 3 The 3D printed image processing and display device 200 includes: Pattern processing module 210 is used to decompose high-resolution 3D printed slice patterns into multiple sub-patterns adapted to low-resolution DLP. Encoding processing module 220 is used to encode the multiple sub-patterns to form an image data stream adapted for low bandwidth transmission; DLP projection module 230 is used to transmit the image data stream to the digital light processing (DLP) controller, which drives the digital micromirror device (DMD) to project sub-patterns and synchronously outputs control signals. The displacement driving module 240 is used to drive the execution component to generate displacement based on the control signal, so that the sub-pattern of the DMD projection is synchronously offset. The exposure module 250 is used to sequentially project all sub-patterns through the DLP projection module and the displacement driving module, and synthesize high-resolution 3D printing exposure patterns through visual persistence or time integration effects.

[0057] Optionally, the pattern processing module is an HDMI video source, and the low-bandwidth transmission is achieved through an HDMI receiving chip. The HDMI receiving chip is connected to the DLP controller and transmits the image data stream. The displacement driving module includes a field-programmable gate array (FPGA) and a galvanometer. The FPGA receives control signals from the DLP controller and drives the galvanometer to move. The galvanometer is an XPR galvanometer.

[0058] In this embodiment, the high-resolution 3D printing slice pattern is first decomposed into multiple sub-patterns adapted to low-resolution DLP. These sub-patterns are then encoded to form an image data stream adapted for low-bandwidth transmission. This image data stream is transmitted to a digital light processing (DLP) controller, which drives a digital micromirror device (DMD) to project the sub-patterns and simultaneously outputs control signals. Based on these control signals, the actuator is driven to generate displacement, causing the sub-patterns projected by the DMD to shift synchronously. All sub-patterns are projected sequentially, and a high-resolution 3D printing exposure pattern is synthesized through visual persistence or time integration effects. Thus, through the coordinated control of image encoding, decoding, and mirror dithering, higher dithering resolution 3D printing can be achieved on natively low-resolution, low-refresh-rate DLP display technology.

[0059] in addition, Figure 3 The 3D printing image processing and display device shown can be a software unit, hardware unit, or a combination of software and hardware built into an existing electronic device, or it can be integrated into the electronic device as a separate accessory, or it can exist as a separate electronic device.

[0060] Those skilled in the art will clearly understand that, for the sake of convenience and brevity, the above-described division of functional units and modules is merely an example. In practical applications, the above functions can be assigned to different functional units and modules as needed, that is, the internal structure of the device can be divided into different functional units or modules to complete all or part of the functions described above. The functional units and modules in the embodiments can be integrated into one processing unit, or each unit can exist physically separately, or two or more units can be integrated into one unit. The integrated unit can be implemented in hardware or as a software functional unit. Furthermore, the specific names of the functional units and modules are only for easy differentiation and are not intended to limit the scope of protection of this application. The specific working process of the units and modules in the above system can be referred to the corresponding process in the foregoing method embodiments, and will not be repeated here.

[0061] Figure 4 This is a schematic diagram of the structure of the electronic device provided in an embodiment of this application. For example... Figure 4 As shown, the electronic device 5 of this embodiment includes: at least one processor 50 ( Figure 4 (Only one is shown in the diagram) a processor, a memory 51, and a computer program 52 stored in the memory 51 and executable on the at least one processor 50, wherein the processor 50 executes the computer program 52 to implement the steps in any of the above embodiments of the 3D printing image processing and display methods.

[0062] The electronic device may be a desktop computer, laptop, handheld computer, or cloud server, etc. This electronic device may include, but is not limited to, a processor and memory. Those skilled in the art will understand that... Figure 4 This is merely an example of electronic device 5 and does not constitute a limitation on electronic device 5. It may include more or fewer components than shown in the figure, or combine certain components, or different components. For example, it may also include input / output devices, network access devices, etc.

[0063] The processor 50 may be a central processing unit, or it may be other general-purpose processors, digital signal processors, application-specific integrated circuits, off-the-shelf programmable gate arrays or other programmable logic devices, discrete gate or transistor logic devices, discrete hardware components, etc. The general-purpose processor may be a microprocessor or any conventional processor.

[0064] In some embodiments, the memory 51 may be an internal storage unit of the electronic device 5, such as a hard disk or memory of the electronic device 5. In other embodiments, the memory 51 may be an external storage device of the electronic device 5, such as a plug-in hard disk, smart memory card, secure digital card, flash memory card, etc., equipped on the electronic device 5. Further, the memory 51 may include both internal storage units and external storage devices of the electronic device 5. The memory 51 is used to store operating systems, applications, boot loaders, data, and other programs, such as the program code of the computer program. The memory 51 can also be used to temporarily store data that has been output or will be output.

[0065] This application also provides a computer-readable storage medium storing a computer program that, when executed by a processor, can implement the steps in the above-described method embodiments.

[0066] This application provides a computer program product that, when run on an electronic device, enables the electronic device to implement the steps described in the various method embodiments above.

[0067] If the integrated unit is implemented as a software functional unit and used as an independent product, it can be stored in a computer-readable storage medium. Based on this understanding, all or part of the processes in the methods of the above embodiments can be implemented by a computer program instructing related hardware. The computer program can be stored in a computer-readable storage medium, and when executed by a processor, it can implement the steps of the various method embodiments described above. The computer program includes computer program code, which can be in the form of source code, object code, executable files, or certain intermediate forms. The computer-readable medium can include at least: any entity or device capable of carrying computer program code to a device / electronic device, a recording medium, a computer memory, a read-only memory, a random access memory, an electrical carrier signal, a telecommunication signal, and a software distribution medium. Examples include USB flash drives, portable hard drives, magnetic disks, or optical disks.

[0068] In the above embodiments, the descriptions of each embodiment have different focuses. For parts that are not described in detail or recorded in a certain embodiment, please refer to the relevant descriptions of other embodiments.

[0069] Those skilled in the art will recognize that the units and algorithm steps of the various examples described in conjunction with the embodiments disclosed herein can be implemented in electronic hardware, or a combination of computer software and electronic hardware. Whether these functions are implemented in hardware or software depends on the specific application and design constraints of the technical solution. Those skilled in the art can use different methods to implement the described functions for each specific application, but such implementation should not be considered beyond the scope of this application.

[0070] Unless otherwise defined, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this application pertains; the terminology used herein is for the purpose of describing particular embodiments only and is not intended to limit the application; the terms “comprising” and “having”, and any variations thereof, in the specification, claims, and foregoing description of the drawings are intended to cover non-exclusive inclusion.

[0071] In this document, the term "embodiment" means that a particular feature, structure, or characteristic described in connection with an embodiment may be included in at least one embodiment of this application. The appearance of this phrase in various places throughout the specification does not necessarily refer to the same embodiment, nor is it a separate or alternative embodiment mutually exclusive with other embodiments. It will be explicitly and implicitly understood by those skilled in the art that the embodiments described herein can be combined with other embodiments.

[0072] The above-described embodiments are only used to illustrate the technical solutions of this application, and are not intended to limit them. Although this application has been described in detail with reference to the foregoing embodiments, those skilled in the art should understand that modifications can still be made to the technical solutions described in the foregoing embodiments, or equivalent substitutions can be made to some of the technical features. Such modifications or substitutions do not cause the essence of the corresponding technical solutions to deviate from the spirit and scope of the technical solutions of the embodiments of this application, and should all be included within the protection scope of this application.

Claims

1. A method for processing and displaying 3D printed images, characterized in that, include: S1: Decompose the high-resolution 3D printed slice pattern into multiple sub-patterns adapted to low-resolution DLP; S2: Encode the multiple sub-patterns to form an image data stream adapted for low-bandwidth transmission; S3: The image data stream is transmitted to the Digital Light Processing (DLP) controller, which drives the Digital Micromirror Device (DMD) to project sub-patterns and outputs control signals synchronously. S4: Based on the control signal, drive the execution component to generate displacement, so that the sub-pattern of the DMD projection is synchronously offset; S5: Repeat steps S3 to S4 to project all sub-patterns in sequence and synthesize high-resolution 3D printing exposure patterns through visual persistence or time integration effects.

2. The method according to claim 1, characterized in that, The high resolution is 4K resolution, and the low resolution is 1080P resolution. Step S1 specifically includes the following steps: The 4K resolution 3D printing slice pattern required for 3D printing is segmented. Pixel data from different positions is extracted from the 4K resolution 3D printing slice pattern according to a 2×2 pixel block division rule, generating four corresponding 1-bit 1080P resolution sub-patterns. The 3D printed slice pattern is a 1-bit binary black and white slice pattern.

3. The method according to claim 2, characterized in that, Step S2 specifically includes the following steps: Each of the sub-patterns is encoded to redundancy-expand each of the sub-patterns, resulting in expanded initial image data for each of the sub-patterns. The expanded initial image data are packaged and integrated into an 8-bit red-green-blue depth format image data, forming an image data stream adapted for low-bandwidth transmission. The low-bandwidth transmission uses the High Definition Multimedia Interface (HDMI) protocol, including HDMI 1.4 or HDMI 2.

0.

4. The method according to claim 3, characterized in that, The initial image data is expanded from a 1-bit sub-pattern to 6-bit initial image data, and the remaining bits after expansion can be configured in a low-weight mode.

5. The method according to claim 1, characterized in that, In step S3, the DLP controller adopts external pattern mode. After receiving the image data stream, it is configured to perform sub-pattern projection with a 1-bit depth.

6. The method according to claim 5, characterized in that, in, After each set of redundant identical patterns is projected, the DLP controller synchronously outputs a control signal and sends it to the external control module. After receiving the control signal, the external control module drives the displacement actuator to generate displacement through digital-to-analog conversion or pulse width modulation, causing the DMD imaging position to shift by half a pixel.

7. A 3D printing image processing and display device, characterized in that, include: The pattern processing module is used to decompose high-resolution 3D printed slice patterns into multiple sub-patterns adapted to low-resolution DLP. The encoding processing module is used to encode the multiple sub-patterns to form an image data stream adapted for low-bandwidth transmission; The DLP projection module is used to transmit the image data stream to the digital light processing (DLP) controller, which drives the digital micromirror device (DMD) to project sub-patterns and synchronously outputs control signals. The displacement driving module is used to drive the execution component to generate displacement based on the control signal, so that the sub-patterns projected by the DMD are synchronously offset. The exposure module is used to sequentially project all sub-patterns through the DLP projection module and the displacement driving module, and synthesize high-resolution 3D printing exposure patterns through visual persistence or time integration effects.

8. The apparatus according to claim 7, characterized in that, The pattern processing module is an HDMI video source, and the low-bandwidth transmission is achieved through an HDMI receiving chip. The HDMI receiving chip is connected to the DLP controller and transmits the image data stream. The displacement driving module includes a field-programmable gate array (FPGA) and a galvanometer. The FPGA receives control signals from the DLP controller and drives the galvanometer to move. The galvanometer is an XPR galvanometer.

9. An electronic device, characterized in that, The method includes a memory, a processor, and a computer program stored in the memory and executable on the processor, wherein the processor, when executing the computer program, implements the steps of the method as described in any one of claims 1 to 6.

10. A computer-readable storage medium, characterized in that, The computer-readable storage medium is used to store a computer program, which is loaded by a processor to perform the steps of the method according to any one of claims 1 to 6.