Virtual fault domain isolation and recovery method suitable for Lingqu interconnection system
By introducing a virtual fault domain isolation mechanism on the IO interconnect chip of the Lingqu Interconnect system, the system risk caused by third-party chip anomalies is resolved, fault domain isolation and recovery are realized, and the stability and reliability of the system are ensured.
Patent Information
- Application Number
- CN202610500076.3
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2026-04-16
- Publication Date
- 2026-05-12
- Estimated Expiration
- 2046-04-16
AI Technical Summary
In the existing Lingqu Interconnection system, when a third-party chip experiences anomalies such as partial reset, power failure, or controller failure after being connected, it is prone to risks such as transaction suspension, credit blockage, and disruption of sorting relationships, leading to system stability and reliability issues.
A virtual fault domain isolation mechanism is introduced on the IO interconnect chip. By switching the state machine to QUIESCE mode, a transaction shadow table is established to classify and process incomplete transactions. After the fault is recovered, the task is replayed to avoid a chain reaction.
It effectively reduces the impact of faults on the interconnection system, achieves risk isolation and recovery, and ensures the stability and reliability of the system.