Display driver, method of operating the same, and display panel
By providing different initial voltage values in the display driver during refresh and non-refresh frames, the voltage difference in the pixel circuit is compensated, thus solving the flicker problem of the display panel and improving display uniformity.
Patent Information
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- NOVATEK MICROELECTRONICS CORP
- Filing Date
- 2025-04-29
- Publication Date
- 2026-05-29
Smart Images
Figure CN122116791A_ABST
Abstract
Description
Technical Field
[0001] This invention relates to a display driver, its operating method, and a display panel. Background Technology
[0002] Generally speaking, display drivers are suitable for driving display panels. Figure 1 This is a schematic diagram illustrating the operation of a display driver based on existing technology. Figure 1 In the diagram, the horizontal axis represents the current operating time of the display driver, and the vertical axis represents the voltage value.
[0003] Reference Figure 1 During frame FAV and frame FSK, the display driver provides signals (e.g., voltages Vini_P1 or Vini_P2) to the display panel to drive its pixel circuitry. However, because the provided signals have different voltage values, the coupling voltage and hysteresis characteristics of the pixel circuitry affect the operating nodes between them. Therefore, flickering issues can occur in the display panel. Summary of the Invention
[0004] This invention relates to an operating method for a display driver that can reduce flickering issues in display panels.
[0005] According to an embodiment of the present invention, an operation method of a display driver is used to drive a display panel. The display panel includes a plurality of pixel circuits arranged on a plurality of display lines. The operation method of the display driver includes: providing an initial voltage having a reference value to the pixel circuits by the display driver during at least one refresh frame; and providing an initial voltage having a plurality of different voltage values to the pixel circuits by the display driver during at least one non-refresh frame. The plurality of different voltage values of the initial voltage respectively correspond to the distances between the plurality of display lines and the display driver.
[0006] According to an embodiment of the present invention, a display driver includes a digital-to-analog converter and an output stage circuit. The digital-to-analog converter is used to generate an initial voltage having a reference value and to generate an initial voltage having multiple different voltage values based on the distance between multiple display lines and the display driver. The output stage circuit is coupled to the digital-to-analog converter and multiple pixel circuits arranged in the display lines. The output stage circuit is used to output the initial voltage having the reference value to the pixel circuits during at least one refresh frame and to output the initial voltage having multiple different voltage values to the pixel circuits during at least one non-refresh frame.
[0007] According to an embodiment of the present invention, a display panel includes a plurality of pixel circuits, a digital-to-analog converter, and an output stage circuit. The pixel circuits are arranged in a plurality of display lines. The digital-to-analog converter is used to generate an initial voltage having a reference value and to generate an initial voltage having a plurality of different voltage values depending on the distance between the display line and the display driver. The output stage circuit is coupled to the digital-to-analog converter and the pixel circuits. The output stage circuit is used to output the initial voltage having the reference value to the pixel circuits during at least one refresh frame and to output the initial voltage having a plurality of different voltage values to the pixel circuits during at least one non-refresh frame.
[0008] Based on the above, in the display driver and its operating method and display panel of the embodiments of the present invention, by providing initial voltages with different voltage values to the pixel circuits corresponding to each display line, the different voltage values are compensated to the corresponding pixel circuits in each region. Therefore, during non-refresh frames, the display driver can reduce voltage differences affecting the pixel circuits, thereby reducing flicker and improving the uniformity of the display panel. Attached Figure Description
[0009] Figure 1 This is a schematic diagram of the operation of a display driver based on existing technology.
[0010] Figure 2 This is a circuit block diagram of a display panel according to an embodiment of the present invention.
[0011] Figure 3 This is a flowchart of an operation method of a display driver according to an embodiment of the present invention.
[0012] Figure 4 This is a circuit block diagram of a display panel according to another embodiment of the present invention.
[0013] Figure 5 yes Figure 4 A circuit block diagram of the pixel circuit of the display panel in this embodiment.
[0014] Figure 6 yes Figure 5 A schematic diagram illustrating the operation of the display panel in this embodiment.
[0015] Figure 7 yes Figure 5 A schematic diagram of the display panel operating during a non-refresh frame in the embodiment.
[0016] Figure 8 This is a circuit block diagram of a display driver according to an embodiment of the present invention.
[0017] Figure 9 yes Figure 8 A schematic diagram of the operation of the display driver in this embodiment.
[0018] Figure 10This is a schematic diagram of the operation of a display panel according to another embodiment of the present invention.
[0019] Figure 11 This is a schematic diagram of the operation of a display panel according to another embodiment of the present invention.
[0020] Figure 12 This is a schematic diagram of the operation of a display panel according to another embodiment of the present invention. Detailed Implementation
[0021] Reference will now be made in detail to exemplary embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same element references are used in the drawings and description to denote the same or similar parts.
[0022] Embodiments of the present invention will be described in detail below with reference to the accompanying drawings. Reference numerals used in the following description, when appearing in different drawings, are considered to be the same or similar elements. The embodiments are only a part of the present invention and do not disclose all embodiments of the invention. That is, the embodiments are merely exemplary embodiments of the present invention.
[0023] Figure 2 This is a circuit block diagram of a display panel according to an embodiment of the present invention. (Refer to...) Figure 2 The display panel 200 is implemented, for example, using low-temperature polycrystalline oxide (LTPO) technology. The display panel 200 includes a display driver 210 and multiple pixel circuits 221 to 22N and 22M1 to 22MN. N is an integer greater than 2, and M is an integer greater than 1. The pixel circuits 221 to 22N and 22M1 to 22MN are coupled to the display driver 210. The pixel circuits 221 to 22N and 22M1 to 22MN are arranged in an array and have the same circuit architecture. The pixel circuits 221 to 22N and 22M1 to 22MN are arranged in multiple display lines L1 to LN. The display lines L1 to LN may correspond to rows in the array.
[0024] In this embodiment, the display driver 210 is adapted to drive the display panel 200. The display driver 210 may be, for example, a display driver integrated circuit (DDIC). In this embodiment, the display driver 210 includes a digital-to-analog converter (DAC) 211 and an output stage circuit 212. The DAC 211 is coupled to the output stage circuit 212. The output stage circuit 212 is coupled to pixel circuits 221 to 22N and 22M1 to 22MN.
[0025] Figure 3 This is a flowchart of a display driver operation method according to an embodiment of the present invention. (Refer to...) Figure 2 and Figure 3 The display driver 210 may execute the following steps S210 and S220. The order of steps S210 and S220 is for illustrative purposes only, and the invention is not limited thereto.
[0026] In step S210, during at least one refresh frame, the display driver 210 provides an initial voltage Vinit with a reference value to the pixel circuits 221 to 22N and 22M1 to 22MN. Specifically, the digital-to-analog converter 211 generates the initial voltage Vinit with the reference value. During the refresh frame, the output stage circuit 212 outputs the initial voltage Vinit to the pixel circuits 221 to 22N and 22M1 to 22MN.
[0027] Furthermore, during the refresh frame, the display driver 210 refreshes the display screen of the display panel 200 according to the initial voltage Vinit with a reference value and multiple control signals SCs.
[0028] In this embodiment, the initial voltage Vinit can be a bias signal for pixel circuits 221 to 22N and 22M1 to 22MN. The reference value of the initial voltage Vinit can be a constant value. The control signal SCs can be a signal that controls the pixel circuits 221 to 22N and 22M1 to 22MN to turn on and off.
[0029] In other words, during the refresh frame, based on the initial voltage Vinit with a reference value, the pixel circuits 221 to 22N and 22M1 to 22MN operate according to the control signals SCs to refresh the current display screen.
[0030] In step S220, during at least one non-refresh frame, the display driver 210 provides an initial voltage Vinit with multiple different voltage values to the pixel circuits 221 to 22N and 22M1 to 22MN, depending on the distance between the display lines L1 to LN and the display driver 210. Specifically, the digital-to-analog converter 211 generates the initial voltage Vinit with different voltage values based on the distance between the display lines L1 to LN and the display driver 210. During the non-refresh frame, the output stage circuit 212 outputs the initial voltage Vinit to the pixel circuits 221 to 22N and 22M1 to 22MN.
[0031] In other words, during non-refresh frames, based on the initial voltage Vinit with different voltage values, the pixel circuits 221 to 22N and 22M1 to 22MN operate according to the control signal SCs to not refresh the current display screen.
[0032] In this embodiment, the different initial voltage values of Vinit can be different constant values and different from the reference value in step S210. Furthermore, the different initial voltage values of Vinit correspond to the distances between display lines L1 to LN and the display driver 210. Since display lines L1 to LN correspond to the rows of pixel circuits 221 to 22N and 22M1 to 22MN respectively, the distances between display lines L1 to LN and the display driver 210 are not the same.
[0033] For example, relative to the display driver 210, pixel circuits 221 and 22M1 arranged on display line L1 are located in the far-end region of the display panel 200. Pixel circuits 22N and 22MN arranged on display line LN are located in the near-end region of the display panel 200. During non-refresh frames, pixel circuits 221 and 22M1 operate based on an initial voltage Vinit having a voltage value corresponding to display line L1. During non-refresh frames, pixel circuits 22N and 22MN operate based on an initial voltage Vinit having a different voltage value corresponding to display line LN.
[0034] It is worth mentioning that, since different initial voltage values of Vinit correspond to different distances between display lines L1 to LN and display driver 210, these different voltage values can respectively compensate for the pixel circuits 221 to 22N and 22M1 to 22MN arranged in display lines L1 to LN. Therefore, the pixel circuits 221 to 22N and 22M1 to 22MN in each region of the display panel 200 (e.g., near-end region and far-end region) operate based on the compensated voltage during non-refresh frames. In this way, during non-refresh frames, display driver 210 can reduce the load on pixel circuits 221 to 22N and 22M1 to 22MN caused by voltage differences between different frames and the distances between display lines L1 to LN and display driver 210. Therefore, with reduced load, display driver 210 can prevent the operating nodes in pixel circuits 221 to 22N and 22M1 to 22MN from being affected, thereby reducing flicker and improving the uniformity of the display screen.
[0035] Figure 4 This is a circuit block diagram of a display panel according to another embodiment of the present invention. (Refer to...) Figure 4 The display panel 400 includes a display driver 410 and a plurality of pixel circuits 421 to 42N and 42M1 to 42MN. N is an integer greater than 4, and M is an integer greater than 3. The operation of the display driver 410 and the pixel circuits 421 to 42N and 42M1 to 42MN can be deduced from that of the display panel 200.
[0036] exist Figure 4In one embodiment, the display panel 400 further includes a gate driving circuit 430. The gate driving circuit 430 is coupled to the display driver 410 and pixel circuits 421 to 42N and 42M1 to 42MN. The gate driving circuit 430 outputs a plurality of control signals SCs to the pixel circuits 421 to 42N and 42M1 to 42MN to control the on and off states of the pixel circuits 421 to 42N and 42M1 to 42MN. The gate driving circuit 430 may be a gate-on-array (GOA) driver. In another embodiment, the gate driving circuit 430 may be integrated with the display driver 410.
[0037] Reference Figure 4 and Figure 5 , Figure 5 yes Figure 4 A circuit block diagram of the display panel pixel circuit in an embodiment. Figure 5 The diagram shows one of pixel circuits 421 to 42N and 42M1 to 42MN (e.g., pixel circuit 421), while other pixel circuits 422 to 42N and 42M1 to 42MN are not shown. Other pixel circuits 422 to 42N and 42M1 to 42MN can be deduced from pixel circuit 421.
[0038] exist Figure 5 In this embodiment, the pixel circuit 421 includes a data writing circuit 510, a light-emitting driving circuit 520, and a light-emitting circuit 530. The data writing circuit 510 is coupled to the gate driving circuit 430 to receive multiple control signals PSTV1, NSTV1, and NSTV2 from the control signals SCs. The data writing circuit 510 is coupled to the display driver 410 to receive an initial voltage Vinit1. The data writing circuit 510 processes the display data of node Q according to the control signals NSTV1, NSTV2, and PSTV1 and the initial voltage Vinit1. Node Q may be... Figure 2 and Figure 3 The working node of the pixel circuit 421 in the embodiment.
[0039] In this embodiment, the light-emitting driving circuit 520 is coupled to the data writing circuit 510 at node Q. The light-emitting driving circuit 520 is coupled to the gate driving circuit 430 to receive multiple control signals EMSTV and HSTV from the control signals SCs. The light-emitting driving circuit 520 is coupled to the display driver 410 to receive the initial voltage Vinit3. Based on the display data at node Q, the light-emitting driving circuit 520 drives the light-emitting circuit 530 according to the control signals EMSTV and HSTV and the initial voltage Vinit3.
[0040] In this embodiment, the light-emitting circuit 530 is coupled to the light-emitting driving circuit 520. The light-emitting circuit 530 is coupled to the gate driving circuit 430 to receive the control signal HSTV. The light-emitting circuit 530 is coupled to the display driver 410 to receive the initial voltage Vinit2. The light-emitting circuit 530 emits corresponding brightness changes according to the control signal HSTV and the initial voltage Vinit2.
[0041] It should be noted that, since the display panel 400 operates in various frames (e.g., refresh frames, non-refresh frames) to refresh and not refresh the current display screen, when the display panel 400 switches from one frame to another, at least one of the control signals NSTV1, NSTV2, and PSTV1, and the initial voltages Vinit1 to Vinit3, has a voltage difference between frames. In each pixel circuit (e.g., pixel circuit 421), the voltage difference in the data writing circuit 510 and the light-emitting driving circuit 520 can be coupled to the working node Q.
[0042] Furthermore, because the pixel circuits 421 to 42N and 42M1 to 42MN are at different distances from the display driver 410, there is a voltage difference between the pixel circuits 421 to 42N and 42M1 to 42MN at their respective nodes (e.g., node Q). In each pixel circuit (e.g., pixel circuit 421), this voltage difference can also be coupled to the operating node Q.
[0043] For example, relative to the display driver 410, the pixel circuits 421 arranged in display line L1 are located in the far-end region of the display panel 400, while the pixel circuits 42N arranged in display line LN are located in the near-end region of the display panel 400. During each frame, current from pixel circuit 421 can flow along current-resistance path IRP1, and current from pixel circuit 42N can flow along current-resistance path IRP2. Because current-resistance paths IRP1 and IRP2 are different, the current-resistance voltage drop (IR drop) of pixel circuit 421 and pixel circuit 42N are different, resulting in different coupling voltages at corresponding nodes (e.g., node Q) of pixel circuits 421 and 42N.
[0044] Taking pixel circuit 421 as an example, the voltage of node Q affects the operation of data writing circuit 510 and light-emitting driving circuit 520, thereby affecting the light emitted by light-emitting circuit 530. In order to compensate for the different voltages of nodes Q in pixel circuits 421 to 42N and 42M1 to 42MN, display driver 410 provides at least one initial voltage among initial voltages Vinit1 to Vinit3 with step voltage values during each frame (e.g., non-refresh frame).
[0045] Reference Figures 4 to 6 , Figure 6 yes Figure 5A schematic diagram illustrating the operation of the display panel in this embodiment. Figure 6 In the diagram, the horizontal axis represents the operating time of the display panel 400, and the vertical axis represents the voltage value. Figure 6 The initial voltages Vinit1 and Vinit3 are not shown. The initial voltages Vinit1 and Vinit3 may be the same as the initial voltage Vinit2, and can be deduced from the initial voltage Vinit2.
[0046] exist Figure 6 In one embodiment, the display panel 400 operates during refresh frames FAV (e.g., from time t1 to t2) according to control signals PSTV1, NSTV1, NSTV2, HSTV and EMSTV and initial voltages Vinit1 to Vinit3 to refresh the current display screen.
[0047] Specifically, during the refresh frame FAV (i.e., from time t1 to t2), control signals PSTV1, NSTV1, and NSTV2 each have at least one pulse that switches between voltage values V1 and V2. During the refresh frame FAV, control signal HSTV has a pulse that switches between voltage values V1 and V2, and control signal EMSTV can be a pulse signal that switches between voltage values V1 and V2. During the refresh frame FAV, the initial voltage Vinit2 can be a fixed voltage with a reference value VREF.
[0048] In this embodiment, voltage value V1 can be a low power supply voltage value. Voltage value V2 can be a high power supply voltage value. Reference value VREF can be another low power supply voltage value different from voltage value V1.
[0049] Therefore, during the refresh frame FAV (i.e., from time t1 to t2), the data writing circuit 510 begins writing display data at node Q based on the pulses of control signals PSTV1, NSTV1, and NSTV2, using an initial voltage Vinit1 with a reference value VREF. During the refresh frame FAV, the light-emitting drive circuit 520 and the light-emitting circuit 530 begin resetting electronic components (e.g., transistors) based on the pulses of control signal HSTV, using initial voltages Vinit3 and Vinit2 with reference values VREF. Then, the light-emitting drive circuit 520 begins driving the light-emitting circuit 530 based on the control signal EMSTV, using an initial voltage Vinit3 with a reference value VREF, causing the light-emitting circuit 530 to emit light based on an initial voltage Vinit2 with a reference value VREF, thereby refreshing the current display screen.
[0050] Next, the display panel 400 operates during the non-refresh frame FSK period (e.g., from time t2 to t3) according to control signals PSTV1, NSTV1, NSTV2, HSTV and EMSTV and initial voltages Vinit1 to Vinit3, in order to maintain the display of the current display screen and not refresh the current display screen.
[0051] Specifically, during the non-refresh frame FSK (i.e., from time t2 to t3), the control signal PSTV1 can be a fixed voltage with a voltage value V2, and the control signals NSTV1 and NSTV2 can each be a fixed voltage with a voltage value V1. During the non-refresh frame FSK, the control signals HSTV and EMSTV can be the same as the control signals HSTV and EMSTV during the refresh frame FAV, respectively.
[0052] Furthermore, during the non-refresh frame FSK, the initial voltage Vinit2 can be a step voltage switching from voltage value V3 to voltage value V4. Specifically, at time t2, the initial voltage Vinit2 switches from the reference value VREF to voltage value V3 to create a falling edge. From time t2 to time t3, the voltage value of the initial voltage Vinit2 gradually increases from voltage value V3 to voltage value V4, making the initial voltage Vinit2 approximately a sloping line. At time t3, the initial voltage Vinit2 switches from voltage value V4 to the reference value VREF to create a rising edge.
[0053] In this embodiment, during a non-refresh frame FSK (e.g., at time t2), the display driver 410 provides an initial voltage Vinit2 with a voltage value V3 to the pixel circuits 421 arranged in display line L1. During the same non-refresh frame FSK (e.g., at time t3), the display driver 410 provides an initial voltage Vinit2 with another voltage value V4 to the pixel circuits 42N arranged in display line LN. Pixel circuits 421 and 42N are arranged in the same column COL1 and different rows. These rows correspond to display lines L1 and LN, respectively, and further correspond to the far-end region and near-end region corresponding to the display driver 410, respectively.
[0054] Next, voltage value V3 is applied to display line L1. Voltage value V4 is applied to display line LN. Voltage values V3 and V4 are different from the reference value VREF. Voltage values V3 and V4 are based on the row configuration of display lines L1 to LN and are different from each other. Specifically, the distance between display line L1 and display driver 410 is greater than the distance between display line LN and display driver 410.
[0055] In this embodiment, the display panel 400 can operate repeatedly during another refresh frame FAV (e.g., from time t3 to t4) and another non-refresh frame FSK.
[0056] Figure 7 yes Figure 5 A schematic diagram illustrating the operation of the display panel during a non-refresh frame in this embodiment. (Refer to...) Figures 5 to 7 The display panel 400 operates during a non-refresh frame FSK (i.e., from time t2 to t3) to illustrate how node Q of pixel circuit 421 is compensated by an initial voltage Vinit2 with different voltage values (e.g., voltage values V3 and V4). Figure 7 In the diagram, the horizontal axis represents the operating time of the display panel 400, and the vertical axis represents the voltage value.
[0057] exist Figure 7 In this embodiment, during the non-refresh frame FSK (i.e., from time t2 to t3), the signal VGLO indicates the difference between the control signals NSTV1 or NSTV2 between the refresh frame FAV and the non-refresh frame FSK. The signal VGLO switches from voltage value VH to voltage value VL at time t2 and switches back to voltage value VH at time t3. In this embodiment, the voltage difference between voltage values VH and VL may include the voltage difference between the voltage values V1 and V2 of the control signals NSTV1 or NSTV2, as well as the IR load of the pixel circuit 421.
[0058] Therefore, during the non-refresh frame FSK (i.e., from time t2 to t3), based on the signal VGLO, the voltage VQ at node Q gradually decreases from voltage value V6 to voltage value V5. At time t3, entering the next refresh frame, voltage VQ switches from voltage value V5 to voltage value VD. Voltage value VD is the correct voltage value written to node Q during the non-refresh frame FSK. During the non-refresh frame FSK, voltage VQ with voltage value VD is interfered with by the signal VGLO, resulting in a coupling voltage. This coupling voltage may be voltage value V5 or V6, depending on the row configuration of the corresponding display lines L1 to LN.
[0059] In this embodiment, during the non-refresh frame FSK (i.e., from time t2 to t3), the voltage difference shown in the signal VGLO is compensated to node Q by providing an initial voltage Vinit2 with different voltage values (e.g., including voltage values V3 and V4). Therefore, the voltage VQ' at the compensated node Q is a fixed voltage with a voltage value VD. Thus, the light-emitting driving circuit 520 and the light-emitting circuit 530 can operate based on the voltage VQ' with a fixed voltage value VD to maintain the brightness of the pixel circuit 421 during the same frame. The voltage VQ' with a fixed voltage value VD represents the consistency of brightness.
[0060] It should be noted that during the non-refresh frame FSK (i.e., from time t2 to t3), the absolute values of the different voltage values of the initial voltage Vinit2 are positively correlated with the distance between display lines L1 to LN and the display driver 410. In other words, the absolute value of the initial voltage Vinit2 gradually decreases from the far end region to the near end region of the display panel 400.
[0061] For example, for pixel circuit 421 arranged in the far region, relative to pixel circuit 42N arranged in the near region, the absolute value of voltage value V3 is greater than the absolute value of voltage value V4 based on the larger distance between display line L1 and display driver 410.
[0062] Figure 8 This is a circuit block diagram of a display driver according to an embodiment of the present invention. (Refer to...) Figure 8 The display driver 810 can be adapted to drive a display panel (e.g., Figure 4 The display panel 400 shown is included. The display driver 810 includes a timing controller 811 and a bias controller 812. The timing controller 811 and the bias controller 812 can be referenced to the display drivers 210 or 410 and so on.
[0063] exist Figure 8 In one embodiment, the bias controller 812 includes a digital-to-analog converter (DAC) 812a and an output stage circuit 812b. The DAC 812a is coupled to a timing controller 811 and the output stage circuit 812b. The output stage circuit 812b is coupled to a pixel circuit (e.g., Figure 4 The pixel circuits 421 to 42N and 42M1 to 42MN are shown.
[0064] Reference Figure 8 and Figure 9 , Figure 9 yes Figure 8 A schematic diagram of the operation of the display driver in this embodiment. Figure 9 In the diagram, the horizontal axis represents the operating time of the display driver 810, and the vertical axis represents the voltage value. Figure 6 Compared to the previous embodiment, in Figure 8 In this context, the initial voltage Vinit2 is a voltage with step voltage values that switch from voltage value V3 to voltage V4.
[0065] In this embodiment, based on the frequency signal (not shown) output by the timing controller 811, the digital-to-analog converter 812a is configured according to the row configuration of the display lines (e.g., ...). Figure 4The display lines L1 to LN shown modulate different values of the initial voltage Vinit2 to generate initial voltage Vinit2 with different voltage values (including voltage values V3 and V4). During non-refresh frames, the output stage circuit 812b outputs the initial voltage Vinit2 with different voltage values to the pixel circuit.
[0066] In this embodiment, based on the frequency signal output by the timing controller 811, the digital-to-analog converter 812a provides an initial voltage Vinit2 with a reference value VREF. During the refresh frame, the output stage circuit 812b outputs the initial voltage with the reference value VREF to the pixel circuit.
[0067] In this embodiment, the digital-to-analog converter 812a and the output stage circuit 812b process the initial voltages Vinit1 and Vinit3 with reference to the initial voltage Vinit2 described above, and so on.
[0068] Figure 10 This is a schematic diagram illustrating the operation of a display panel according to another embodiment of the present invention. (Refer to...) Figure 4 and Figure 9 The display driver 410 of the display panel 400 operates during operation. Figure 10 In the diagram, the horizontal axis represents the operating time of the display panel 400, and the vertical axis represents the voltage value.
[0069] exist Figure 10 In this embodiment, during operation, there are multiple refresh frames (FAVs) (e.g., two) and one non-refresh frame (FSK). The non-refresh frame FSK occurs between two refresh frames (FAVs).
[0070] Specifically, during the refresh frame FAV (i.e., from time t91 to time t94), the display driver 410 provides multiple start signals NSTV_STV, NCK, and NCB to enable control signals (e.g., Figure 5 (See control signals NSTV1 and NSTV2). During refresh frame FAV, display driver 410 provides multiple synchronization signals Vsync and Hsync to synchronize operation signals in display panel 400.
[0071] During the refresh frame FAV (i.e., from time t91 to time t94), the start signal NSTV_STV has a pulse during the trailing edge BP (i.e., from time t91 to time t92) and can be a fixed voltage after the trailing edge BP (i.e., from time t92 to time t94). During the refresh frame FAV, the start signals NCK and NCB are pulse signals with opposite phases. During the refresh frame FAV, the initial voltage Vinit2 is a fixed voltage with a reference value VREF.
[0072] Therefore, during the refresh frame FAV (i.e. from time t91 to time t94), the display driver 410 drives the display panel 400 according to the synchronization signals Vsync and Hsync, the start signals NSTV_STV, NCK and NCB, the control signals SCs, and the initial voltage Vinit (including the initial voltage Vinit2) to refresh the current display screen.
[0073] Next, during the non-refresh frame FSK (i.e., from time t94 to time t97), the start signals NSTV_STV, NCK, and NCB are fixed voltages. During the non-refresh frame FSK, the initial voltage Vinit2 gradually increases from voltage value V3 to voltage value V4, as follows: Figure 6 and Figure 7 As described in the embodiments.
[0074] Therefore, during the non-refresh frame FSK (i.e., from time t94 to time t97), the display driver 410 drives the display panel 400 according to the synchronization signals Vsync and Hsync, the start signals NSTV_STV, NCK and NCB, the control signals SCs, and the initial voltage Vinit (including the initial voltage Vinit2) so as not to refresh the current display screen.
[0075] It should be noted that in different frames FAV and FSK, the display driver 410 sets the initial voltage Vinit2 in different independent modes. Furthermore, during non-refreshing frame FSK, the display driver 410 can compensate for voltage differences in the pixel circuits based on the initial voltage Vinit2 with various voltage values. These voltage differences are related to the corresponding nodes Q in the far and near regions of the display panel 400.
[0076] Figure 11 This is a schematic diagram illustrating the operation of a display panel according to another embodiment of the invention. (See also...) Figure 4 and Figure 10 The display driver 410 of the display panel 400 operates during operation. Figure 11 In the diagram, the horizontal axis represents the operating time of the display panel 400, and the vertical axis represents the voltage value.
[0077] Compared to Figure 10 In the embodiments, Figure 11 In this embodiment, during the operation period, the number of refresh frames (FAV) is one, and the number of non-refresh frames (FSK) is multiple (e.g., three). The non-refresh frames (i.e., from time t102 to time t109) are consecutive frames following the refresh frame (FAV) (i.e., from time t101 to time t102).
[0078] Figure 12 This is a schematic diagram illustrating the operation of a display panel according to another embodiment of the invention. (See also...) Figure 4 and Figure 11 The display driver 410 of the display panel 400 operates during operation. Figure 12 In the diagram, the horizontal axis represents the operating time of the display panel 400, and the vertical axis represents the voltage value.
[0079] Compared to Figure 10 In the embodiments, Figure 12 In this embodiment, the operation period includes at least one split-screen frame (FSP), at least one refresh frame (FAV), and at least one non-refresh frame (FSK). In this embodiment, during the operation period, there is one split-screen frame (FSP), one refresh frame (FAV), and one non-refresh frame (FSK). The non-refresh frame (FSK) (i.e., from time t116 to time t118) follows the split-screen frame (FSP) (i.e., from time t111 to time t116) and precedes the refresh frame (FAV) (i.e., from time t118 to time t119).
[0080] Furthermore, the split-screen frame FSP includes one or more split-screen non-refresh frames FSP_SK and one or more split-screen refresh frames FSP_AV. In this embodiment, during operation, the number of split-screen refresh frames FSP_AV is one, and the number of split-screen non-refresh frames FSP_SK is multiple (e.g., two). The split-screen refresh frame FSP_AV is located between two split-screen non-refresh frames FSP_SK.
[0081] Specifically, during the non-refresh frame FSP_SK of the split-screen frame FSP (i.e., from time t112 to time t113), the display driver 410 provides an initial voltage Vinit2 with multiple different segmentation values to the first pixel circuits 421 to 42N and 42M1 to 42MN. For example, the first pixel circuits are arranged in the first display lines L1 to LN. For example, the first pixel circuits are arranged in the far-end region of the display panel 400 and include pixel circuit 421 arranged in display line L1.
[0082] In this embodiment, the different segment values of the initial voltage Vinit2 are between voltage values V3 and V4. These different segment values of the initial voltage Vinit2 correspond to the distances between display lines L1 to LN and the display driver 410. Since display lines L1 to LN correspond to each row of the array, the distances between each row of display lines and the display driver 410 are not the same.
[0083] Therefore, during the split-screen non-refresh frame FSP_SK (i.e., from time t112 to time t113), based on the initial voltage Vinit2 with different segmentation values, some pixel circuits (e.g., including pixel circuit 421) operate according to the control signal SCs to not refresh the first portion of the currently displayed screen. The first portion of the currently displayed screen corresponds to the first pixel circuit (e.g., including pixel circuit 421).
[0084] Next, during the screen refresh frame FSP_AV (i.e., from time t113 to time t114) of the screen refresh frame FSP, the display driver 410 provides an initial voltage Vinit2 with a reference voltage VREF to a portion of the pixel circuitry. Therefore, during this screen refresh frame FSP_AV, the display driver 410 refreshes the pixel circuitry corresponding to the first portion of the display screen based on the initial voltage Vinit2 with the reference value VREF and multiple control signals SCs.
[0085] In other words, during this split-screen refresh frame FSP_AV, based on the initial voltage Vinit2 with reference value VREF, some pixel circuits operate according to control signals SCs to refresh the corresponding part of the currently displayed screen.
[0086] Next, during another split-screen non-refresh frame FSP_SK (i.e., from time t114 to time t115), the display driver 410 provides an initial voltage Vinit2 with a different split value to some of the pixel circuits 421 to 42N and 42M1 to 42MN. For example, some of the pixel circuits are arranged in the near-end region of the display panel 400 and include pixel circuit 42N arranged in the display line LN.
[0087] In this embodiment, other different segment values of the initial voltage Vinit2 are between voltage values V3 and V4. The different segment values of the initial voltage Vinit2 correspond to the second display line (e.g., including display line LN) and are different from the different segment values of the initial voltage Vinit2 during the earlier split-screen non-refresh frame FSP_SK (i.e., from time t112 to time t113).
[0088] In other words, during the aforementioned two split-screen non-refresh frames FSP_SK, the voltage values of the initial voltage Vinit2 are related to... Figure 6 or Figure 7 The initial voltage Vinit2 shown corresponds to different voltage values.
[0089] Therefore, during the split-screen non-refresh frame FSP_SK (i.e., from time t114 to time t115), based on the initial voltage Vinit2 with other different segmentation values, some pixel circuits (e.g., including pixel circuit 42N) operate according to control signals SCs to not refresh the second portion of the currently displayed screen. The second portion of the currently displayed screen corresponds to the second pixel circuit (e.g., including pixel circuit 42N).
[0090] It should be noted that in different split-screen refresh frames FSP_AV and split-screen non-refresh frames FSP_SK, the display driver 410 sets the initial voltage Vinit2 in different modes that are independent of each other. Furthermore, during the split-screen non-refresh frame FSP_SK, the display driver 410 can compensate for voltage differences in the corresponding pixel circuits based on the initial voltage Vinit2 with each voltage value. These voltage differences are related to the corresponding node Q in the far-end and near-end regions of the display panel 400.
[0091] In summary, in the embodiments of the present invention, the display driver, its operating method, and the display panel compensate for voltage differences between corresponding nodes in the pixel circuits by providing initial voltages with different voltage values to the pixel circuits corresponding to each row. Therefore, during non-refresh frames, pixel circuits arranged in different regions (e.g., far-end and near-end regions) can maintain the current display screen without flickering. In this way, the display driver can reduce display panel flicker and improve the uniformity of the display screen.
[0092] Finally, it should be noted that the above embodiments are only used to illustrate the technical solutions of the present invention, and not to limit them; although the present invention has been described in detail with reference to the foregoing embodiments, those skilled in the art should understand that modifications can still be made to the technical solutions described in the foregoing embodiments, or equivalent substitutions can be made to some or all of the technical features; and these modifications or substitutions do not cause the essence of the corresponding technical solutions to deviate from the scope of the technical solutions of the embodiments of the present invention.
Claims
1. A method of operating a display driver for driving a display panel, wherein the display panel includes a plurality of pixel circuits arranged on a plurality of display lines, the method of operating the display driver comprising: During at least one refresh frame, the display driver provides an initial voltage with a reference value to the plurality of pixel circuits; as well as During at least one non-refresh frame, the display driver provides the initial voltage, having multiple different voltage values, to the plurality of pixel circuits. The plurality of different voltage values of the initial voltage respectively correspond to the distances between the plurality of display lines and the display driver.
2. The method of operating the display driver according to claim 1, wherein the absolute values of the plurality of different voltage values of the initial voltage are positively correlated with the distance between the plurality of display lines and the display driver.
3. The method of operating a display driver according to claim 1, wherein the step of providing the initial voltage having the plurality of different voltage values to the plurality of pixel circuits by the display driver during the at least one non-refresh frame comprises: During the at least one non-refresh frame, the display driver provides the initial voltage having a first voltage value to the first pixel circuit of the plurality of pixel circuits; as well as During the at least one non-refresh frame, the display driver provides the initial voltage having a second voltage value to the second pixel circuit of the plurality of pixel circuits. The first pixel circuit and the second pixel circuit are arranged in the same column but in different rows.
4. The operation method of the display driver according to claim 3, wherein the absolute value of the first voltage value corresponding to the first display line among the plurality of display lines is greater than the absolute value of the second voltage value corresponding to the second display line among the plurality of display lines. The first distance between the first display line and the display driver is greater than the second distance between the second display line and the display driver.
5. The method of operating a display driver according to claim 1, wherein during the operation of the display driver, the number of the at least one refresh frame is multiple, and the number of the at least one non-refresh frame is one. The non-refresh frames are located between the plurality of refresh frames.
6. The method of operating a display driver according to claim 1, wherein during the operation of the display driver, the number of the at least one refresh frame is one, and the number of the at least one non-refresh frame is multiple. The plurality of non-refresh frames are consecutive frames following the refresh frame.
7. The method of operating the display driver according to claim 1, further comprising: During at least one split-screen refresh frame, the display driver provides the initial voltage having the reference voltage to the first pixel circuit of the plurality of pixel circuits corresponding to the first display line of the plurality of display lines; During the at least one split-screen refresh frame, the display driver refreshes the first portion of the display screen corresponding to the first pixel circuit according to the initial voltage having the reference value and a plurality of control signals; as well as During at least one split-screen non-refresh frame, the display driver provides the initial voltage with multiple different segmentation values to the second pixel circuit. The plurality of different segment values of the initial voltage respectively correspond to the distances between the plurality of display lines and the display driver.
8. The method of operating a display driver according to claim 7, wherein during the operation of the display driver, the number of the at least one split-screen refresh frame is one, and the number of the at least one split-screen non-refresh frame is multiple. The split-screen refresh frame is located between the plurality of split-screen non-refresh frames.
9. The method of operating a display driver according to claim 8, wherein during the operation of the display driver, the number of the at least one refresh frame is one, and the number of the at least one non-refresh frame is one. The at least one non-refresh frame is after the plurality of split-screen non-refresh frames and before the at least one refresh frame.
10. The method of operating a display driver according to claim 1, wherein the initial voltage having the plurality of different voltage values includes step voltage values.
11. A display driver for driving a plurality of pixel circuits on a display panel, the display driver comprising: A digital-to-analog converter is used to generate an initial voltage with a reference value, and to generate the initial voltage with multiple different voltage values according to the distance between multiple display lines on the display panel and the display driver; as well as An output stage circuit, coupled to the digital-to-analog converter, is configured to output the initial voltage having the reference value to the plurality of pixel circuits during at least one refresh frame, and to output the initial voltage having the plurality of different voltage values to the plurality of pixel circuits during at least one non-refresh frame.
12. A display panel, comprising: Multiple pixel circuits are arranged in multiple display lines; A digital-to-analog converter is used to generate an initial voltage with a reference value, and to generate the initial voltage with multiple different voltage values according to the distance between the plurality of display lines and the display driver; as well as An output stage circuit, coupled to the digital-to-analog converter and the plurality of pixel circuits, is configured to output the initial voltage having the reference value to the plurality of pixel circuits during at least one refresh frame, and to output the initial voltage having the plurality of different voltage values to the plurality of pixel circuits during at least one non-refresh frame.