A reference counting method and related apparatus
By establishing multiple counters corresponding to CPU cores in the data blocks of the storage space, the cache line invalidation problem caused by the reference counting method is solved, the speed of Pin/Unpin operations is improved, and system performance is enhanced.
Patent Information
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- HUAWEI TECH CO LTD
- Filing Date
- 2024-11-30
- Publication Date
- 2026-06-02
AI Technical Summary
In a multi-core CPU environment, the frequent cache line invalidation and synchronization overhead caused by the reference counting method make Pin/Unpin operations a performance bottleneck.
Multiple counters corresponding to CPU cores are established in the data blocks of the storage space. Each reference count corresponds to a set of counters to reduce the number of cache line misses. Pin/Unpin operations are performed through multiple counters.
This effectively reduces the number of cache line invalidations caused by reference counting operations, improves the overall performance of the system, and avoids the decrease in throughput caused by frequent loading of memory data.
Smart Images

Figure CN122132153A_ABST