Application of error detecting codes in a protocol-translating interconnect circuit

GB2633136BActive Publication Date: 2025-08-26ARM LTD
View PDF 3 Cites 0 Cited by

Patent Information

Application Number
GB2024001349
Authority / Receiving Office
GB · GB
Patent Type
Patents
Current Assignee / Owner
Priority Date
2023-02-28
Filing Date
2024-02-01
Publication Date
2025-08-26
Estimated Expiration
2044-02-01

Smart Images

  • Figure 00000001_0000
    Figure 00000001_0000
  • Figure 00000001_0001
    Figure 00000001_0001
  • Figure 00000002_0000
    Figure 00000002_0000
Patent Text Reader

Abstract

A network interconnect circuit 308 connects multiple devices (302, 304, 306) which each use different protocols A, B and C. The protocols each use different data fields (1-6 for A, 1-4 for B and 1-3,7
Need to check novelty before this filing date? Find Prior Art

Citation Information

Patent Citations

  • Semiconductor device and method for protecting bus

    EP3905604A1

  • Interconnect and method of handling supplementary data in an interconnect

    US20190205276A1

  • Method and apparatus providing network communications between devices using frames with multiple formats

    US6252888B1