Maintaining state information

The extension processing circuit addresses inefficiencies in data processing pipelines by performing delegated tasks asynchronously and optimizing context switching, enhancing efficiency and reducing latency.

JP2026520454APending Publication Date: 2026-06-23ARM LTD
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
JP · JP
Patent Type
Applications
Current Assignee / Owner
ARM LTD
Filing Date
2024-02-07
Publication Date
2026-06-23

AI Technical Summary

Technical Problem

Data processing pipelines face inefficiencies due to time-consuming delegated tasks that are performed synchronously with the main pipeline, leading to decreased processing efficiency and increased latency during context switching.

Method used

An extension processing circuit operates asynchronously with the data processing pipeline to perform delegated tasks, maintaining its own state information independently, and uses context save and restore instructions to manage state transitions efficiently.

Benefits of technology

This approach reduces latency and improves overall processing efficiency by allowing the data processing pipeline to continue executing instructions while delegated tasks are performed, and optimizes context switching by managing state information asynchronously.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure 2026520454000001_ABST
    Figure 2026520454000001_ABST
Patent Text Reader

Abstract

A device, a method for operating the device, a computer program, and a computer-readable medium are provided. The device comprises a pipeline for processing instructions. The pipeline comprises a decoder circuit that controls the pipeline to perform processing operations in response to the receipt of instructions. The device further comprises an extension processing circuit that performs delegated tasks asynchronously with respect to the pipeline in response to the pipeline's identification of delegated tasks, the extension processing circuit is configured to maintain extension state information indicating the execution context of the extension processing circuit, independently of the processing state information associated with the pipeline. The decoder circuit stores the extension state information at the location identified by the storage location identifier in response to an extension context save instruction that includes a storage location identifier.
Need to check novelty before this filing date? Find Prior Art