S-SSB transmission method and device

The UE's optimized S-SSB transmission pattern addresses inefficiencies in sidelink synchronization, enhancing data communication efficiency and reducing downtime in advanced wireless networks.

JP7618572B2Active Publication Date: 2025-01-21SAMSUNG ELECTRONICS CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
JP2021554979
Authority / Receiving Office
JP · JP
Patent Type
Patents
Current Assignee / Owner
Priority Date
2020-06-15
Filing Date
2020-09-10
Publication Date
2025-01-21
Estimated Expiration
2040-09-10

AI Technical Summary

Technical Problem

Existing 5G and pre-5G communication systems face challenges in efficiently transmitting sidelink synchronization signals (S-SSB) due to varying configurations and synchronization requirements, which affect data communication efficiency in advanced wireless networks.

Method used

A user equipment (UE) is provided with a transceiver to receive sidelink synchronization signals and upper layer parameters for S-SS/PSBCH blocks, determining the number, offset, and interval of transmitted blocks to optimize S-SSB transmission patterns, including configurations for slot sets and QCL assumptions.

Benefits of technology

Enhances data communication efficiency by optimizing S-SSB transmission, reducing power consumption, and minimizing physical downtime in user equipment operating with dual connectivity.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure 0007618572000007
    Figure 0007618572000007
  • Figure 0007618572000008
    Figure 0007618572000008
  • Figure 0007618572000009
    Figure 0007618572000009
Patent Text Reader

Abstract

The present disclosure provides a communication method and system that uses Internet of Things (IoT) technology to merge with fifth generation (5G) communication systems that support higher data rates than fourth generation (4G) systems. The present disclosure can be applied to intelligent services based on 5G communication technology and IoT related technology, such as smart homes, smart buildings, smart cities, smart cars or connected cars, healthcare, digital education, smart retail, security and safety related services, etc. A method and apparatus for a user equipment (UE) in a wireless communication system are provided.
Need to check novelty before this filing date? Find Prior Art

Description

[Technical field]

[0001] The present disclosure relates generally to wireless communication systems, and more specifically, the present disclosure relates to S-SSB transmission. [Background technology]

[0002] Efforts are being made to develop improved 5G or pre-5G communication systems to meet the increasing demand for wireless data traffic after the commercialization of the 4G communication system. For this reason, the 5G or pre-5G communication system is further called a "Beyond 4G Network" communication system or a "Post LTE System" communication system. In order to achieve high data rates, the 5G communication system is expected to be implemented in the mmWave band (e.g., 60 GHz band). In order to reduce the propagation loss of radio waves and increase the transmission distance, beamforming, multiple-input multiple-output (MIMO), full dimensional MIMO (FD-MIMO), array antenna, analog beam-forming, and large scale antenna technologies are being discussed in the 5G communication system. Furthermore, to improve the system network, technologies being developed for the 5G communication system include advanced small cell, cloud Radio Access Network (cloud RAN), ultra-dense network, Device-to-Device (D2D) communication, wireless backhaul, moving network, cooperative communication, CoMP (Coordinated Multi-Points), and reception-end interference cancellation.For 5G communication systems, advanced coding modulation (ACM) methods such as FQAM (Hybrid FSK and QAM Modulation) and SWSC (Sliding Window Superposition Coding) and advanced access technologies such as FBMC (Filter Bank Multi Carrier), NOMA (non-orthogonal multiple access), and SCMA (sparse code multiple access) are being developed.

[0003] The Internet, a human-centered connection network where humans generate and consume information, is evolving into the Internet of Things (IoT), where distributed entities like things exchange and process information without human intervention. IoE (Internet of Everything) technology, which combines IoT technology and big data processing technology through connection to cloud servers, is also emerging. To realize IoT, technological elements such as sensing technology, wired and wireless communication and network infrastructure, service interface technology, and security technology are required, and recently, technologies such as sensor networks for connecting things, M2M (Machine to Machine), and MTC (Machine Type Communication) are being researched. In the IoT environment, intelligent IT (Internet Technology) services can be provided that collect and analyze data generated by connected things to create new value in human life. Through the convergence and integration of existing IT (information technology) and various industries, IoT can be applied to fields such as smart homes, smart buildings, smart cities, smart cars or connected cars, smart grids, healthcare, smart home appliances, and advanced medical services.

[0004] As a result, various attempts are being made to apply 5G communication systems to IoT networks. For example, technologies such as sensor networks, MTC (Machine Type Communication), and M2M (Machine to Machine) are being embodied in 5G communication technologies such as beamforming, MIMO, and array antennas. The application of cloud RAN (cloud Radio Access Network) as the big data processing technology mentioned above is also an example of the convergence between 5G technology and IoT technology.

[0005] A communication system includes a downlink (DL) that carries signals from a transmitting point, such as a base station (BS) or NodeB, to a user equipment (UE), and an uplink (UL) that carries signals from the UE to a receiving point, such as a NodeB. A UE, also commonly referred to as a terminal or mobile station, can be fixed or mobile and can be a cellular phone, a personal computing device, or an automated device. An eNodeB (eNB), which refers to a NodeB in a long-term evolution (LTE) communication system, and a gNodeB (gNB), which refers to a NodeB in a new radio (NR) communication system, can also be referred to as an access point or other equivalent term. Summary of the Invention [Problem to be solved by the invention]

[0006] The present disclosure relates to a pre-5G or 5G communication system provided for S-SSB transmission. [Means for solving the problem]

[0007] In one embodiment, a user equipment (UE) in a wireless communication system is provided. The UE includes a transceiver configured to receive an upper layer parameter set including configuration information for sidelink synchronization signals and physical sidelink broadcast channel (S-SS / PSBCH) blocks. The UE further includes a processor operatively coupled to the transceiver, the processor determining a number of transmitted S-SS / PSBCH blocks (N) based on the configuration information for the S-SS / PSBCH blocks. SSB ), the offset (O SSB ), and the spacing for transmitted S-SS / PSBCH blocks (D SSB ) and determining a slot set including the S-SS / PSBCH block transmitted within a period for transmitting the S-SS / PSBCH block, where the index of the slot within the slot set is O SSB +I SSB *D SSB is determined based on, where I SSB is 0≦I SSB ≦N SSB is the index of the S-SS / PSBCH block with -1.

[0008] In another embodiment, a method is provided for a user equipment (UE) in a wireless communication system, the method including the steps of receiving a sidelink synchronization signal and an upper layer parameter set including configuration information for a physical sidelink broadcast channel (S-SS / PSBCH) block, and determining a number of transmitted S-SS / PSBCH blocks (N SSB ), the offset (O SSB ), and the spacing for transmitted S-SS / PSBCH blocks (D SSB) and determining a slot set including the S-SS / PSBCH block transmitted within a period for transmitting the S-SS / PSBCH block, the index of the slot in the slot set is O SSB +I SSB *D SSB Based on the I SSB is 0≦I SSB ≦N SSB and determining the slot set, the index of the S-SS / PSBCH block having the slot number equal to or larger than -1.

[0009] Other technical features will be readily apparent to one of ordinary skill in the art from the following drawings, description and claims. Effect of the Invention

[0010] According to an embodiment of the present invention, S-SSB transmission can be performed efficiently, thereby achieving efficiency in data communication in advanced wireless communication systems.

[0011] For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following description taken in conjunction with the accompanying drawings, in which like reference characters indicate like parts, and in which: [Brief description of the drawings]

[0012] [Figure 1] 1 illustrates an exemplary wireless network in accordance with an embodiment of the present disclosure. [Diagram 2] 1 illustrates an exemplary gNB according to an embodiment of the present disclosure. [Diagram 3] 1 illustrates an exemplary UE according to an embodiment of the present disclosure. [Figure 4] 1 illustrates an exemplary transmitter structure using OFDM according to an embodiment of the present disclosure. [Diagram 5] 1 illustrates an example receiver structure using OFDM according to an embodiment of the present disclosure. [Figure 6] 1 illustrates an exemplary encoding process for a DCI format according to an embodiment of the present disclosure. [Figure 7] 1 illustrates an example decoding process for a DCI format for use with a UE according to an embodiment of the present disclosure. [Figure 8] 1 illustrates an example use case of a vehicle-centric communication network according to an embodiment of the present disclosure. [Figure 9] 1 illustrates an example mapping pattern of SS / PBCH blocks in a slot according to an embodiment of the present disclosure. [Figure 10] 1 illustrates an example mapping pattern of SS / PBCH blocks in a half frame according to an embodiment of the present disclosure. [Figure 11] 1 illustrates an example transmission pattern for S-SSB according to an embodiment of the present disclosure. [Figure 12] 13 illustrates another exemplary transmission pattern for S-SSB according to an embodiment of the present disclosure. [Figure 13] 13 illustrates yet another exemplary transmission pattern for S-SSB according to an embodiment of the present disclosure. [Figure 14] 13 illustrates yet another exemplary transmission pattern for S-SSB according to an embodiment of the present disclosure. [Figure 15] 13 illustrates yet another exemplary transmission pattern for S-SSB according to an embodiment of the present disclosure. [Figure 16] 1 illustrates an exemplary configuration for S-SSB transmission according to an embodiment of the present disclosure. [Figure 17] 13 illustrates another exemplary configuration for S-SSB transmission according to an embodiment of the present disclosure. [Figure 18] 1 illustrates an exemplary QCL assumption for transmission (pre)configuration for S-SSB according to an embodiment of the present disclosure. [Figure 19] 1 illustrates an exemplary (pre-)configurable QCL assumption for transmitted S-SSB according to an embodiment of the present disclosure. [Figure 20] 1 illustrates an example QCL assumption for a window for transmission of S-SSB according to an embodiment of the present disclosure. [Figure 21] 1 illustrates an example transmission of an S-SSB to an SCS according to an embodiment of the present disclosure. [Figure 22] 1 illustrates an exemplary sequence mapping in S-SSB according to an embodiment of the present disclosure. [Figure 23] 1 illustrates an exemplary NR SS / PBCH block structure according to an embodiment of the present disclosure. [Figure 24] 1 illustrates an example NR DMRS RE location within a PBCH RB according to an embodiment of the present disclosure. [Diagram 25] 1 illustrates an example S-SSB configuration for normal cyclic prefix and extended cyclic prefix according to an embodiment of the present disclosure. [Figure 26] 1 illustrates an example RB structure for different DM-RS densities according to an embodiment of the present disclosure. [Figure 27] 13 illustrates an example indication for using a combination of different starting REs in a PSBCH symbol according to an embodiment of the present disclosure. [Figure 28a] 1 illustrates an example scrambling of PBCH for FR2 according to an embodiment of the present disclosure. [Figure 28b] 1 illustrates an example scrambling of PBCH for FR1 according to an embodiment of the present disclosure. [Figure 29] 1 illustrates an example scrambling procedure for PSBCH according to an embodiment of the present disclosure. [Diagram 30] 1 illustrates an exemplary QCLed S-SSB group in a cycle according to an embodiment of the present disclosure. [Diagram 31] 1 illustrates an example PSBCH payload including timing information according to an embodiment of the present disclosure. [Diagram 32] 1 shows a flowchart of a window size adaptation method according to an embodiment of the present disclosure. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0013] Before proceeding with the detailed description below, it may be helpful to provide definitions of certain words and phrases used throughout this patent specification. The term "couple" and its derivatives refer to some direct or indirect communication between two or more elements, whether or not the two or more elements are in physical contact with one another. The terms "transmit," "receive," and "communicate," as well as their derivatives, include both direct and indirect communication. The terms "comprise" and "comprise," as well as their derivatives, refer to inclusion without limitation. The term "or" is an inclusive term meaning "and / or." The term "associated with" as well as its derivatives means "include," "be included within," "interconnect with," "contain," "be contained within," "connect to or with," "couple to or with," "be communicable with," "cooperate with," "interleave," "juxtapose," "be proximate to," "be bound to or with," "have," "have a property of," "have a relationship to or with," and the like. The term "controller" means any device, system, or part thereof that controls at least one operation. The controller may be embodied in hardware or a combination of hardware and software and / or firmware. The functionality associated with any particular controller may be centralized or distributed, either locally or remotely. The phrase "at least one of," when used with a list of items, means that different combinations of one or more of the listed items may be used, but only one of the items in the list is required.For example, "at least one of A, B, and C" includes any one of the following combinations: A, B, C, A and B, A and C, B and C, and even A, B, and C.

[0014] Furthermore, various functions described below may be embodied or supported by one or more computer programs, each formed from computer readable program code and embodied in a computer readable medium. The terms "application" and "program" refer to one or more computer programs, software components, sets of instructions, procedures, functions, objects, classes, instances, associated data, or portions thereof, adapted for implementation in suitable computer readable program code. The phrase "computer readable program code" includes any type of computer code, including source code, object code, and executable code. The phrase "computer readable medium" includes any type of medium that can be accessed by a computer, such as a read only memory (ROM), a random access memory (RAM), a hard disk drive, a compact disc (CD), a digital video disc (DVD), or any other type of memory. "Non-transitory" computer-readable media excludes wired, wireless, optical or other communications links that transmit transitory electrical or other signals. Non-transitory computer-readable media includes media on which data can be permanently stored and media on which data can be stored and later overwritten, such as re-recordable optical disks or erasable memory devices.

[0015] Definitions for other specific words and phrases are provided throughout this patent document. Those of ordinary skill in the art should understand that in most cases, such definitions apply to prior and subsequent uses of such defined words and phrases.

[0016] 1-32 discussed below, and the various embodiments used to explain the principles of the present disclosure in this patent specification, are for illustrative purposes only and should not be construed as limiting the scope of the present invention in any manner. Those of ordinary skill in the art will appreciate that the principles of the present disclosure may be embodied in any suitably configured system or device.

[0017] The following documents are incorporated by reference into this disclosure as if fully set forth herein: 3GPP TS 38.211v15.6.0, "NR; Physical channels and modulation;" 3GPP TS 38.212v15.6.0, "NR; Multiplexing and Channel coding;" 3GPP TS 38.213 v15.6.0, "NR; Physical Layer Procedures for Control;" 3GPP TS 38.214 v15.6.0, "NR; Physical Layer Procedures for Data;" and 3GPP TS 38.331v15.6.0, "NR; Radio Resource Control (RRC) Protocol Specification."

[0018] The following Figures 1 to 3 illustrate various embodiments implemented using orthogonal frequency division multiplexing (OFDM) or orthogonal frequency division multiple access (OFDMA) communication technology in a wireless communication system. The descriptions in Figures 1 to 3 do not imply physical or architectural limitations on the manner in which different embodiments may be implemented. Different embodiments of the present disclosure may be implemented in any appropriately arranged communication system.

[0019] 1 illustrates an exemplary wireless network according to the present disclosure. The embodiment of the wireless network illustrated in FIG. 1 is for illustration purposes only. Other embodiments of the wireless network 100 may be used without departing from the scope of the present disclosure.

[0020] 1, the wireless network includes gNB101, gNB102, and gNB103. gNB101 communicates with gNB102 and gNB103. gNB101 further communicates with at least one network 130, such as the Internet, a proprietary Internet Protocol (IP) network, or other data network.

[0021] The gNB 102 provides wireless broadband access to the network 130 for a first plurality of user equipment (UE) within the coverage area 120 of the gNB 102. The first plurality of UEs includes UE 111, which may be located at a small business (SB); UE 112, which may be located at an enterprise (E); UE 113, which may be located at a WiFi hotspot (HS); UE 114, which may be located at a first residence (R); UE 115, which may be located at a second residence (R); and UE 116, which may be a mobile device (M) such as a cell phone, a wireless laptop, a wireless PDA, etc. The gNB 103 provides wireless broadband access to the network 130 for a second plurality of UEs within the coverage area 125 of the gNB 103. The second plurality of UEs includes UE 115 and UE 116. In some embodiments, one or more of the gNBs 101-103 may communicate with each other and with the UEs 111-116 using 5G, LTE, LTE-A, WiMAX, WiFi, or other wireless communication technologies.

[0022] Depending on the network type, the term "base station" or "BS" may refer to any component (or collection of components) configured to provide wireless access to a network, such as a transmit point (TP), transmit-receive point (TRP), enhanced base station (eNodeB or eNB), 5G base station (gNB), macrocell, femtocell, WiFi access point (AP), or other wirelessly enabled device. A base station may provide wireless access via one or more wireless communication protocols, such as 5G 3GPP new radio interface / access (NR), long term evolution (LTE), LTE-advanced (LTE-A), high speed packet access (HSPA), Wi-Fi 802.11a / b / g / n / ac, etc. For convenience, the terms "BS" and "TRP" are used in this patent document to refer to network infrastructure components that provide wireless access to a remote terminal. Furthermore, depending on the network type, the term "user equipment" or "UE" can refer to any component such as a "mobile station," "subscriber station," "remote terminal," "wireless terminal," "receive point," or "user device."For convenience, the terms "user equipment" and "UE" are used in this patent document to refer to a remote wireless device that wirelessly accesses a BS, whether a UE is considered to be a mobile device (such as a mobile phone or smartphone) or generally a stationary device (such as a desktop computer or vending machine).

[0023] The dotted lines indicate the approximate extents of coverage areas 120 and 125, which are shown as circles for purposes of illustration and explanation only. It should be clearly understood that coverage areas associated with gNBs, such as coverage areas 120 and 125, may have other shapes, including irregular shapes, depending on the configuration of the gNBs and changes in the radio environment due to natural and man-made obstructions.

[0024] Although FIG. 1 illustrates an example of wireless network 100, various modifications to FIG. 1 may be made. For example, wireless network 100 may include any number of gNBs and any number of UEs in any suitable arrangement. Additionally, gNB 101 may directly communicate with any number of UEs and provide such UEs with wireless broadband access to network 130. Similarly, each gNB 102-103 may directly communicate with network 130 and provide UEs with direct wireless broadband access to the network. Additionally, gNBs 101, 102, and / or 103 may provide access to other or additional external networks, such as an external telephone network or other type of data network.

[0025] 2 illustrates an exemplary gNB 102 according to an embodiment of the present disclosure. The embodiment of gNB 102 illustrated in FIG. 2 is for illustrative purposes only, and gNBs 101 and 103 of FIG. 1 may have the same or similar configurations. However, gNBs may have a variety of configurations, and FIG. 2 does not limit the scope of the present disclosure to any particular implementation of a gNB.

[0026] 2, the gNB 102 includes multiple antennas 205a-205n, multiple RF transceivers 210a-210n, transmit (TX) processing circuitry 215 and receive (RX) processing circuitry 220. The gNB 102 further includes a controller / processor 225, a memory 230 and a backhaul or network interface 235.

[0027] The RF transceivers 210a-210n receive incoming RF signals from the antennas 205a-205n, such as signals transmitted by UEs in the network 100. The RF transceivers 210a-210n down-convert the incoming RF signals to generate IF or baseband signals. The IF or baseband signals are transmitted to RX processing circuitry 220, which generates processed baseband signals by filtering, decoding, and / or digitizing the baseband or IF signals. The RX processing circuitry 220 transmits the processed baseband signals to the controller / processor 225 for further processing.

[0028] The TX processing circuitry 215 receives analog or digital data (such as voice data, web data, email, or interactive video game data) from the controller / processor 225. The TX processing circuitry 215 encodes, multiplexes, and / or digitizes the outgoing baseband data to generate processed baseband or IF signals. The RF transceivers 210a-210n receive the outgoing processed baseband or IF signals from the TX processing circuitry 215 and upconvert the baseband or IF signals into RF signals that are transmitted via the antennas 205a-205n.

[0029] The controller / processor 225 may include one or more processors or other processing devices that control the overall operation of the gNB 102. For example, the controller / processor 225 may control the reception of forward channel signals and the transmission of reverse channel signals by the RF transceivers 210a-210n, the RX processing circuitry 220, and the TX processing circuitry 215 according to well-known principles. The controller / processor 225 may further support additional functions, such as more advanced wireless communication functions. For example, the controller / processor 225 may support beamforming or directional routing operations in which outgoing signals from multiple antennas 205a-205n are weighted differently to effectively steer in a desired direction. Any of a variety of other functions may be supported in the gNB 102 by the controller / processor 225.

[0030] The controller / processor 225 can also execute programs and other processes that reside in the memory 230, such as the operating system. The controller / processor 225 can move data in and out of the memory 230 as required by the executing processes.

[0031] The controller / processor 225 is further coupled to a backhaul or network interface 235. The backhaul or network interface 235 enables the gNB 102 to communicate with other devices or systems over a backhaul connection or network. The interface 235 may support communication over any suitable wired or wireless connection. For example, if the gNB 102 is embodied as part of a cellular communication system (such as supporting 5G, LTE, or LTE-A), the interface 235 may enable the gNB 102 to communicate with other gNBs over a wired or wireless backhaul connection. If the gNB 102 is embodied as an access point, the interface 235 may enable the gNB 102 to communicate with a wired or wireless local area network or a larger network (such as the Internet) over a wired or wireless connection. The interface 235 may include any suitable structure supporting communication over a wired or wireless connection, such as an Ethernet or RF transceiver.

[0032] The memory 230 is coupled to the controller / processor 225. A portion of the memory 230 may include RAM, and another portion of the memory 230 may include Flash memory or other ROM.

[0033] Although FIG. 2 illustrates one example of a gNB 102, various changes to FIG. 2 can be made. For example, the gNB 102 can include any number of each of the components shown in FIG. 2. As a particular example, the access point can include multiple interfaces 235, and the controller / processor 225 can support a routing function that routes data between different network addresses. As another particular example, although illustrated as including a single instance of the TX processing circuitry 215 and a single instance of the RX processing circuitry 220, the gNB 102 can include multiple instances of each (such as one per RF transceiver). Additionally, the various components of FIG. 2 can be combined, subdivided, or omitted, and additional components can be added as needed.

[0034] Figure 3 illustrates an exemplary UE 116 in accordance with an embodiment of the present disclosure. The embodiment of the UE 116 illustrated in Figure 3 is for illustrative purposes only, and the UEs 111-115 of Figure 1 may have the same or similar configurations. However, UEs come in a variety of configurations, and Figure 3 does not limit the scope of the present disclosure to any particular implementation of a UE.

[0035] 3, the UE 116 includes an antenna 305, a radio frequency (RF) transceiver 310, a TX processing circuit 315, a microphone 320, and a receive (RX) processing circuit 325. The UE 116 further includes a speaker 330, a controller / processor 340, an input / output (I / O) interface (IF) 345, a touchscreen 350, a display 355, and a memory 360. The memory 360 includes an operating system (OS) 361 and one or more applications 362.

[0036] The RF transceiver 310 receives from the antenna 305 an inbound RF signal transmitted by a gNB of the network 100. The RF transceiver 310 down-converts the inbound RF signal to generate an intermediate frequency (IF) or baseband signal. The IF or baseband signal is sent to the RX processing circuitry 325, which generates a processed baseband signal by filtering, decoding, and / or digitizing the baseband or IF signal. The RX processing circuitry 325 sends the processed baseband signal to a speaker 330 (such as voice data) or a controller / processor 340 for further processing (such as web browsing data).

[0037] TX processing circuitry 315 receives analog or digital voice data from microphone 320 or other outbound baseband data (such as web data, email, or interactive video game data) from controller / processor 340. TX processing circuitry 315 encodes, multiplexes, and / or digitizes the outbound baseband data to generate a processed baseband or IF signal. RF transceiver 310 receives the outbound processed baseband or IF signal from TX processing circuitry 315 and upconverts the baseband or IF signal to an RF signal that is transmitted via antenna 305.

[0038] Controller / processor 340 may include one or more processors or other processing devices and may execute an OS 361 stored in memory 360 to control the overall operation of UE 116. For example, controller / processor 340 may control the reception of forward channel signals and the transmission of reverse channel signals by RF transceiver 310, RX processing circuitry 325, and TX processing circuitry 315 in accordance with well-known principles. In some embodiments, controller / processor 340 includes at least one microprocessor or microcontroller.

[0039] The controller / processor 340 may execute other processes and programs resident in the memory 360, such as a process for CSI reporting on the uplink channel. The controller / processor 340 may move data in and out of the memory 360 as required by the executing processes. In some embodiments, the controller / processor 340 is configured to execute applications 362 based on an OS 361 or in response to signals received from a gNB or an operator. The controller / processor 340 is further coupled to an I / O interface 345 that provides the UE 116 with the ability to connect to other devices, such as laptop computers and handheld computers. The I / O interface 345 is a communication path between such accessories and the controller / processor 340.

[0040] Controller / processor 340 is further coupled to a touch screen 350 and a display 355. An operator of UE 116 can use touch screen 350 to input data into UE 116. Display 355 can be a liquid crystal display, a light emitting diode display, or other display capable of rendering text and / or at least limited graphics from a web site.

[0041] Memory 360 is coupled to controller / processor 340. A portion of memory 360 may include random access memory (RAM) and another portion of memory 360 may include flash memory or other read-only memory (ROM).

[0042] Although FIG. 3 illustrates an example of a UE 116, various modifications to FIG. 3 may be made. For example, various components of FIG. 3 may be combined, further subdivided, or omitted, and additional components may be added as needed. As a specific example, the controller / processor 340 may be divided into multiple processors, such as one or more central processing units (CPUs) and one or more graphics processing units (GPUs). Also, although FIG. 3 illustrates a UE 116 configured as a mobile phone or smartphone, the UE may be configured to operate as other types of mobile or fixed devices.

[0043] The present disclosure relates generally to wireless communication systems, and more particularly to physical downlink control channel (PDCCH) transmissions to and from user equipment (UE) for operation with dual connectivity and reduced power consumption for UEs communicating with base stations. The communication system includes a downlink (DL), which refers to transmissions from a base station or one or more transmitting points to a UE, and an uplink (UL), which refers to transmissions from a UE to a base station or one or more receiving points.

[0044] Since the commercialization of the 4G communication system, efforts have been made to develop an improved 5G or pre-5G communication system to meet the increased demand for wireless data traffic. Therefore, the 5G or pre-5G communication system is further called the "beyond 4G network" communication system or the "post LTE system" system. The 5G communication system is further considered to be implemented in the high frequency (mmWave) band, i.e., the 60 GHz band, to achieve higher data rates. To reduce the propagation loss of radio waves and increase the transmission distance, beamforming, massive MIMO (multiple-input multiple-output), full dimensional MIMO (FD-MIMO), array antennas, analog beamforming, large-scale antenna technology, etc. are discussed in the 5G communication system. In addition, in the 5G communication system, development is underway to improve the system network based on advanced small cells, cloud radio access network (RAN), ultra-dense network, device-to-device (D2D) communication, wireless backhaul, mobile network, cooperative communication, coordinated multi-point (CoMP), and receiver-end interference cancellation.

[0045] A time unit for DL ​​or UL signaling on a cell is referred to as a slot and can contain one or more symbols. A symbol can serve as an additional time unit. A frequency (or bandwidth (BW)) unit is referred to as a resource block (RB). One RB contains multiple sub-carriers (SCs). For example, a slot can contain 14 symbols and have a duration of 1 ms or 0.5 ms, and an RB can have a BW of 180 kHz or 360 kHz and can contain 12 SCs with an inter-SC spacing of 15 kHz or 30 kHz, respectively.

[0046] DL signals include data signals carrying information content, control signals carrying DL control information (DCI) formats, and reference signals (RSs), also known as pilot signals. A gNB can transmit data information (e.g., transmission blocks) or DCI formats over a respective physical DL shared channel (PDSCH) or physical DL control channel (PDCCH). A gNB can transmit one or more of a number of RS types, including a channel state information RS (CSI-RS) or a demodulation RS (DMRS). The CSI-RS is for a UE to measure channel state information (CSI) or perform other measurements, such as measurements related to mobility support. The DMRS can be transmitted only in the BW of the respective PDCCH or PDSCH, and the UE can demodulate data or control information using the DMRS.

[0047] The UL signal further includes a data signal carrying information content, a control signal carrying UL control information (UCI) and an RS. The UE transmits data information (e.g., a transmission block) or UCI via a respective physical UL shared channel (PUSCH) or physical UL control channel (PUCCH). When the UE transmits data information and UCI simultaneously, the UE can multiplex both on the PUSCH or transmit them separately on the respective PUSCH and PUCCH. The UCI includes hybrid automatic repeat request acknowledgement (HARQ-ACK) information indicating correct or incorrect detection of a data transmission block (TB) by the UE, a scheduling request (SR) indicating whether the UE has data in the UE's buffer, and a CSI report that enables the gNB to select appropriate parameters to perform link adaptation for PDSCH or PDCCH transmission to the UE.

[0048] The CSI report from the UE may include a modulation and coding scheme (MCS) for the UE to detect a data TB with a predetermined block error rate (BLER) such as 10%, a precoding matrix indicator (PMI) to inform the gNB how to precode the signaling to the UE, and a channel quality indicator (CQI) to inform the gNB of a rank indicator (RI) indicating the transmission rank for the PDSCH. The UL RS includes DMRS and sounding RS (SRS). The DMRS is transmitted only in the BW of the respective PUSCH or PUCCH transmission. The gNB can demodulate the information in the respective PUSCH or PUCCH using the DMRS. The SRS is transmitted by the UE and provides the UL CSI to the gNB and, in the case of TDD or flexible duplex systems, also provides PMI for DL ​​transmission. UL DMRS or SRS transmissions may be based, for example, on the transmission of Zadoff-Chu (ZC) sequences or, in general, CAZAC sequences.

[0049] DL and UL transmissions may be based on orthogonal frequency division multiplexing (OFDM) waveforms, including a variant that uses DFT-free coding known as DFT-spread-OFDM.

[0050] FIG. 4 illustrates an example transmitter structure 400 using OFDM according to an embodiment of the present disclosure. The embodiment of the transmitter structure 400 illustrated in FIG. 4 is for illustration purposes only. One or more of the components illustrated in FIG. 4 may be embodied with specialized circuitry configured to perform the functions described, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0051] Information bits, such as DCI bits or data bits 410, are encoded by an encoder 420, rate matched to the allocated time / frequency resources by a rate matcher 430, and modulated by a modulator 440. The modulated encoded symbols and DMRS or CSI-RS 450 are then mapped to an SC 460 by an SC mapping unit 465, an inverse fast Fourier transform (IFFT) is performed by a filter 470, a cyclic prefix (CP) is added by a CP insertion unit 480, and the resulting signal is filtered by a filter 490 and transmitted by a radio frequency (RF) unit 495.

[0052] FIG. 5 illustrates an example receiver structure 500 using OFDM according to an embodiment of the present disclosure. The embodiment of the receiver structure 500 illustrated in FIG. 5 is for illustration purposes only. One or more of the components illustrated in FIG. 5 may be embodied with specialized circuitry configured to perform the functions described, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0053] The received signal 510 is filtered by filter 520, a CP removal unit removes the CP 530, a filter 540 applies a fast Fourier transform (FFT), a SC de-mapping unit 550 demaps the SC selected by the BW selector unit 555, the received symbols are demodulated by a channel estimator and demodulator unit 560, a rate de-matcher 570 restores rate matching, and a decoder 580 decodes the resulting bits to provide information bits 590.

[0054] A UE typically monitors multiple candidate positions for each potential PDCCH transmission to decode multiple candidate DCI formats in a slot. Monitoring PDCCH candidates means receiving and decoding PDCCH candidates according to the DCI format the UE is configured to receive. The DCI format includes cyclic redundancy check (CRC) bits for the UE to verify correct detection of the DCI format. The DCI format type is identified by a radio network temporary identifier (RNTI) that scrambles the CRC bits. In the case of a DCI format that schedules a PDSCH or PUSCH to a single UE, the RNTI may be a cell RNTI (C-RNTI) and serves as a UE identifier.

[0055] In the case of a DCI format for scheduling a PDSCH carrying system information (SI), the RNTI may be SI-RNTI. In the case of a DCI format for scheduling a PDSCH providing a random-access response (RAR), the RNTI may be RA-RNTI. In the case of a DCI format for scheduling a PDSCH or PUSCH to a single UE before the UE establishes a radio resource control (RRC) connection with a serving gNB, the RNTI may be TC-RNTI (temporary C-RNTI). In the case of a DCI format for providing TPC commands to a group of UEs, the RNTI may be TPC-PUSCH-RNTI or TPC-PUCCH-RNTI. Each RNTI type may be configured in the UE via higher layer signaling such as RRC signaling. A DCI format for scheduling a PDSCH transmission to a UE is also referred to as a DL DCI format or DL ​​allocation, while a DCI format for scheduling a PUSCH transmission from a UE is also referred to as a UL DCI format or UL grant.

[0056] PDCCH transmission may be in a set of physical RBs (PRBs). The gNB may configure a set of one or more PRBs, also referred to as a control resource set, to the UE for PDCC reception. PDCCH transmission may be in a control channel element (CCE) included in the control resource set. The UE determines the CCE for PDCCH reception based on a search space such as a UE-specific search space (USS) for PDCCH candidates having a DCI format with a CRC scrambled by an RNTI such as C-RNTI configured in the UE by UE-specific RRC signaling for scheduling PDSCH reception or PUSCH transmission, and a common search space (CSS) for PDCCH candidates having a DCI format with a CRC scrambled by another RNTI. The set of CCEs that can be used for PDCCH transmission to the UE defines the PDCCH candidate location. A property of the control resource set is a transmission configuration indication (TCI) state that provides quasi co-location information of DMRS antenna ports for PDCCH reception.

[0057] 6 illustrates an example encoding process 600 for a DCI format according to an embodiment of the present disclosure. The embodiment of the encoding process 600 illustrated in FIG. 6 is for illustration purposes only. One or more of the components illustrated in FIG. 6 may be embodied with specialized circuitry configured to perform the functions described, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0058] The gNB encodes and transmits each DCI format separately on each PDCCH. The RNTI masks the CRC of the DCI format codeword to allow the UE to identify the DCI format. For example, the CRC and the RNTI may include, for example, 16 bits or 24 bits. The CRC of the (uncoded) DCI format bits 610 is determined using a CRC calculation unit 620, and the CRC is masked between the CRC bits and the RNTI bits 640 using an exclusive OR (XOR) operation unit 630. The XOR operation is defined as XOR(0,0)=0, XOR(0,1)=1, XOR(1,0)=1, and XOR(1,1)=0. The masked CRC bits are added to the DCI format information bits using a CRC addition unit 650. The encoder 660 performs channel coding (e.g., tail-biting convolutional coding or polar coding) and then rate matching to the allocated resources by the rate matcher 670. An interleaving and modulation unit 680 applies interleaving and modulation, such as QPSK, and an output control signal 690 is transmitted.

[0059] 7 illustrates an example decoding process 700 for a DCI format for use with a UE according to an embodiment of the present disclosure. The embodiment of the decoding process 700 illustrated in FIG. 7 is for illustration purposes only. One or more of the components illustrated in FIG. 7 may be embodied with specialized circuitry configured to perform the functions described, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0060] The received control signal 710 is demodulated and de-interleaved by demodulator and de-interleaver 720. The rate matching applied in the gNB transmitter is restored by rate matcher 730, and the generated bits are decoded by decoder 740. After decoding, CRC extractor 750 extracts the CRC bits and provides DCI format information bits 760. The DCI format information bits are demasked 770 by an XOR operation with RNTI 780 (if applicable). A CRC check is performed by unit 790. If the CRC check is successful (check-sum is 0), the DCI format information bits are considered to be valid. If the CRC check is not successful, the DCI format information bits are considered to be invalid.

[0061] Traditionally, cellular communication networks were designed to set up wireless communication links between mobile user equipment (UE) and fixed communication infrastructure elements (e.g., base stations (BS) or access points (AP)). However, wireless networks can be implemented by utilizing only device-to-device (D2D) communication links without the need for further fixed infrastructure elements. Such types of networks are commonly referred to as "ad-hoc" networks.

[0062] A hybrid communication network can support devices connected to both fixed infrastructure components and different D2D-enabled devices. UEs such as smartphones can be envisioned for D2D networks, but vehicular communications can also be supported by communication protocols in which vehicles exchange control or data information with other vehicles or other infrastructure or UEs. Such networks are referred to as vehicle-to-everything (V2X) networks. Multiple types of communication links can be supported by nodes supporting V2X in the network and can utilize the same or different protocols and systems.

[0063] FIG. 8 illustrates an example use case of a vehicle-centric communication network 800 according to an embodiment of the present disclosure. The use case embodiment of the vehicle-centric communication network 800 illustrated in FIG. 8 is for illustration purposes only. One or more components illustrated in FIG. 8 may be embodied with specialized circuitry configured to perform the functions described, or one or more components may be embodied with one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0064] FIG. 8 illustrates an example use case of a vehicle-centric communication network in accordance with an example embodiment of the present disclosure.

[0065] Vehicle-to-everything (V2X) communication includes three different types: 1) vehicle-to-vehicle (V2V) communication; 2) vehicle-to-infrastructure (V2I) communication; and 3) vehicle-to-pedestrian (V2P) communication. These three types of V2X can provide more intelligent services to end users by using "co-operative awareness". This means that transport entities such as vehicles, roadside infrastructure, and pedestrians can collect knowledge about the local environment (e.g., information received from other nearby vehicles or sensor devices) and process and share that knowledge to provide more intelligent services such as cooperative collision warning or autonomous driving. Direct communication between V2V vehicles is based on the Sidelink (SL) interface, where SL is an interface between UEs (UE to UE) for synchronization, discovery, and communication.

[0066] 9 illustrates an example mapping pattern of SS / PBCH blocks from slots 900 according to an embodiment of the present disclosure. The embodiment of the mapping pattern of SS / PBCH blocks from slots 900 illustrated in FIG. 9 is for illustration only. One or more of the components illustrated in FIG. 9 may be embodied with specialized circuitry configured to perform the functions referred to, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions referred to. Other embodiments may be used without departing from the scope of the present disclosure.

[0067] In NR (new radio) Rel-15, SS / PBCH blocks can be transmitted in a beam-sweeping manner until network implementation, and multiple candidate positions for transmitting SS / PBCH blocks are predefined in units of half frames. The mapping patterns of SS / PBCH blocks for one slot for a reference SCS of 15 kHz for less than 6 GHz and a reference SCS of 60 kHz for more than 6 GHz are illustrated in 901 and 902 of FIG. 9, respectively. Two mapping patterns are designed for the 30 kHz SS SCS: Pattern 1 is used for non-LTE-NR coexistence bands, and Pattern 2 is used for LTE-NR coexistence bands.

[0068] The maximum number of SS / PBCH blocks designated as L_SSB is determined based on the carrier frequency range: for the carrier frequency range 0 GHz to 3 GHz, L_SSB is 4; for the carrier frequency range 3 GHz to 6 GHz, L_SSB is 8; and for the carrier frequency range 6 GHz to 52.6 GHz, L_SSB is 64. The determination of slots within a half-frame unit that contain candidate positions for SS / PBCH blocks for each combination of SS SCS and L_SSB is illustrated in FIG.

[0069] 10 illustrates an example mapping pattern of SS / PBCH blocks in a half frame 1000 according to an embodiment of the present disclosure. The embodiment of the mapping pattern of SS / PBCH blocks in a half frame 1000 illustrated in FIG. 10 is for illustration only. One or more of the components illustrated in FIG. 10 may be embodied with specialized circuitry configured to perform the functions referred to, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions referred to. Other embodiments may be used without departing from the scope of the present disclosure.

[0070] During initial cell selection, the UE assumes a default SS burst set period of 20 ms, and to detect non-independent NR cells, the network provides the UE with one SS burst set period information per frequency carrier, and possibly information for deriving measurement timing / duration.

[0071] In NR V2X, the synchronization signal on the NR sidelink can use the synchronization signal on the downlink as a baseline, and potential enhancements and / or modifications to address proprietary requirements for V2X can be supported. This disclosure focuses on the transmission design of the sidelink SS / PBCH block (S-SSB).

[0072] This disclosure focuses on the design of sidelink SS / PBCH block (S-SSB) transmission, and the following components are detailed in this disclosure: transmission pattern; transmission pattern configuration; QCL assumptions for S-SSB transmission; scalable transmission for SCS; and timing determination for S-SSB.

[0073] In one embodiment, the transmission of sidelink synchronization signals and physical broadcast channel block (S-SSB) is periodic, where the period may be fixed as P_SSB (e.g., P_SSB=160 ms), and the transmission of S-SSB is performed within an S-SSB period having the same duration as the period. Within an S-SSB period (e.g., P_SSB), the number of transmitted S-SSBs may be (pre)configured within a set of predefined values, where the maximum (pre)configurable value is fixed for each supported subcarrier spacing (SCS) and carrier frequency range (FR) of S-SSB. In this disclosure, the maximum number of (pre-)configurable S-SSBs for a given SCS and a given FR is denoted as M_SSB, and the (pre-)configured number of transmitted S-SSBs is denoted as N_SSB, where N_SSB≦M_SSB and M_SSB is divisible by N_SSB (i.e., M_SSB mod N_SSB=0).

[0074] In the present disclosure, at least one of the examples and / or embodiments for the transmission pattern of S-SSB may be supported, and the transmission pattern in the case where multiple transmission patterns of S-SSB are supported may be (pre)configured.

[0075] In one example, the transmissions of the N_SSB number of S-SSBs are contiguous in the time domain, eg, the transmissions of the S-SSBs occupy N_SSB consecutive slots in the time domain.

[0076] FIG. 11 illustrates an exemplary transmission pattern for an S-SSB 1100 according to an embodiment of the present disclosure. The embodiment of the transmission pattern for an S-SSB 1100 illustrated in FIG. 11 is for illustration only. One or more of the components illustrated in FIG. 11 may be embodied with specialized circuitry configured to perform the functions described, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0077] In one embodiment, the offset for transmission of an S-SSB (e.g., denoted as O_SSB) within an S-SSB period (e.g., denoted as P_SSB) may be fixed, e.g., the offset may be fixed as 0 slots such that a sidelink UE always assumes that transmission of a burst of N_SSB S-SSBs starts from the first slot of the period.

[0078] In another embodiment, the offset for transmission of an S-SSB (e.g., denoted as O_SSB) within an S-SSB period (e.g., denoted as P_SSB) can be configurable or preconfigured. In one example, the preconfiguration of the offset is associated with the preconfiguration of the number of S-SSBs transmitted. In another example, the offset configuration is indicated in the payload of the PSBCH. In yet another example, the offset configuration is indicated by a combination of the DMRS sequence of the PSBCH and the payload of the PSBCH.

[0079] In another embodiment, the transmission of N_SSB number of S-SSBs are equally spaced and evenly distributed in the time domain within the S-SSB period, where each S-SSB has a separate transmission burst, and the distance between slots containing two adjacent S-SSBs is D_SSB, in units of slots, which is only applicable when N_SSB>1.

[0080] In one example, D_SSB is fixed to a value from 1≦D_SSB≦P_SSB / N_SSB.

[0081] In another example, D_SSB is configurable or pre-defined, for example a value is pre-defined from 1≦D_SSB≦P_SSB / N_SSB.

[0082] In one example, the UE assumes that an S-SSB in an S-SSB period is transmitted in slot O_SSB+I_SSB*D_SSB, where I_SSB is the index of the S-SSB within the configured number N_SSB of S-SSBs in the period, and 0≦I_SSB≦N_SSB-1.

[0083] 12 illustrates another exemplary transmission pattern for S-SSB 1200 according to an embodiment of the present disclosure. The embodiment of the transmission pattern for S-SSB 1200 illustrated in FIG. 12 is for illustration only. One or more of the components illustrated in FIG. 12 may be embodied with specialized circuitry configured to perform the functions described, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0084] In one example, the offset for transmission of an S-SSB (e.g., denoted as O_SSB) within an S-SSB period (e.g., denoted as P_SSB) can be fixed, e.g., the offset can be fixed as 0 slots such that a sidelink UE always assumes that transmission of a burst of N_SSB S-SSBs starts from the first slot of an S-SSB period.

[0085] In another example, an offset (e.g., denoted as O_SSB) for transmission of S-SSBs within an S-SSB period (e.g., denoted as P_SSB) can be configurable or preconfigured. The offset refers to a slot offset between the slot containing the first S-SSB in the period and the first slot in the period, where the first slot in the period is defined as the first slot of a frame whose SFN / DFN satisfies SFN mod(P_SSB / 10)=0, where P_SSB is a default period of the S-SSB having units of ms. In one example, the (pre)configuration of the offset is associated with the (pre)configuration of the number of S-SSBs transmitted.

[0086] In yet another example, the offset configuration is indicated in the payload of the PSBCH.In yet another example, the offset configuration is indicated by a combination of the DMRS sequence of the PSBCH and the payload of the PSBCH.

[0087] In yet another example, the range of values ​​for O_SSB may be determined as {0,...,P_SSB / N_SSB-1}.

[0088] In yet another example, the transmissions of groups within N_SSB number of S-SSBs are uniformly distributed in the time domain within the S-SSB period, where each group of S-SSBs (e.g., having a group size of G_SSB) has a separate transmission burst, and the distance between the start of transmission of two adjacent S-SSB groups is P_SSB / G_SSB.

[0089] In yet another example, the range of values ​​for O_SSB may be determined as {0,...,P_SSB / G_SSB-1}.

[0090] 13 illustrates another exemplary transmission pattern for S-SSB 1300 according to an embodiment of the present disclosure. The embodiment of the transmission pattern for S-SSB 1300 illustrated in FIG. 13 is for illustration only. One or more of the components illustrated in FIG. 13 may be embodied with specialized circuitry configured to perform the functions described, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0091] In one example, the offset (e.g., denoted as O_SSB) for transmission of an S-SSB within an S-SSB period (e.g., denoted as P_SSB) can be fixed, e.g., the offset can be fixed as 0 slots such that a sidelink UE always assumes that transmission of a burst of N_SSB S-SSBs starts from the first slot of the S-SSB period.

[0092] In another example, an offset (e.g., denoted as O_SSB) for transmission of an S-SSB within an S-SSB period (e.g., denoted as P_SSB) can be configurable or preconfigured. In one example, the (pre)configuration of the offset is associated with the (pre)configuration of the number of S-SSBs transmitted. In another example, the offset configuration is indicated in the payload of the PSBCH. In yet another example, the offset configuration is indicated by a combination of the DMRS sequence of the PSBCH and the payload of the PSBCH.

[0093] In yet another example, the group size (e.g., G_SSB) can be divided by N_SSB, and the value of G_SSB can be configurable or preconfigured. In one example, the (pre)configuration of the group size is associated with the (pre)configuration of the number of S-SSBs transmitted. In another example, the group size configuration is indicated in the payload of the PSBCH. In yet another example, the group size configuration is indicated by a combination of the DMRS sequence of the PSBCH and the payload of the PSBCH.

[0094] In yet another example, the transmission of N_SSB number of S-SSBs may be restricted to a window (eg, denoted as W_SSB) within the S-SSB period.

[0095] 14 illustrates another exemplary transmission pattern for an S-SSB 1400 according to an embodiment of the present disclosure. The embodiment of the transmission pattern for an S-SSB 1400 illustrated in FIG. 14 is for illustration purposes only. One or more of the components illustrated in FIG. 14 may be embodied with specialized circuitry configured to perform the functions referred to, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions referred to. Other embodiments may be used without departing from the scope of the present disclosure.

[0096] In one example, a window (e.g., denoted as W_SSB) for transmission of an S-SSB within an S-SSB period (e.g., denoted as P_SSB) can be fixed, e.g., such a window has a fixed window offset (e.g., 0 slots) and a fixed window duration (e.g., 10 ms).

[0097] In another example, the duration of a window (e.g., denoted as W_SSB) for transmission of S-SSBs within an S-SSB period (e.g., denoted as P_SSB) can be expanded with the number of S-SSBs transmitted. In one example, the window has a fixed window offset (e.g., 0 slots) and an expandable window duration with respect to the number of S-SSBs transmitted (e.g., when the number of S-SSBs transmitted doubles, the window duration also doubles).

[0098] In yet another example, the duration of a window (e.g., denoted as W_SSB) for transmission of S-SSBs within an S-SSB period (e.g., denoted as P_SSB) can be (pre)configured. In one example, the (pre)configuration of the window duration is associated with the (pre)configuration of the number of S-SSBs transmitted. In another example, the configuration of the window duration is indicated in the payload of the PSBCH. In yet another example, the configuration of the window duration is indicated by a combination of the DMRS sequence of the PSBCH and the payload of the PSBCH.

[0099] In another embodiment, the transmission of S-SSBs within the window is (pre)configured and indicated by a bitmap. In one embodiment, the (pre)configuration of the bitmap is associated with the (pre)configuration of the number of S-SSBs transmitted. In another embodiment, the configuration of the bitmap is indicated in the payload of the PSBCH. In another embodiment, the configuration of the bitmap is indicated by a combination of the DMRS sequence of the PSBCH and the payload of the PSBCH. In another embodiment, the bit width of the bitmap is equal to the number of slots in the window for S-SSB transmission.

[0100] In yet another example, the transmission of the N_SSB number of S-SSBs is restricted to at least one window within an S-SSB period.

[0101] 15 illustrates another exemplary transmission pattern for S-SSB 1500 according to an embodiment of the present disclosure. The embodiment of the transmission pattern for S-SSB 1500 illustrated in FIG. 15 is for illustration only. One or more of the components illustrated in FIG. 15 may be embodied with specialized circuitry configured to perform the functions referred to, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions referred to. Other embodiments may be used without departing from the scope of the present disclosure.

[0102] In one example, the number of windows for transmission of S-SSBs within an S-SSB period may be fixed.

[0103] In another example, the number of windows for transmission of S-SSBs within an S-SSB period (e.g., denoted as P_SSB) can be (pre)configured. In one example, the (pre)configuration of the number of windows is associated with the (pre)configuration of the number of S-SSBs transmitted. In another example, the configuration of the number of windows is indicated in the payload of the PSBCH. In yet another example, the configuration of the number of windows is indicated by a combination of the DMRS sequence of the PSBCH and the payload of the PSBCH.

[0104] In another embodiment, the transmission of S-SSBs in the window is (pre)configured and indicated by a bitmap. In one embodiment, the (pre)configuration of the bitmap is associated with the (pre)configuration of the number of S-SSBs transmitted in the window. In another embodiment, the configuration of the bitmap is indicated in the payload of the PSBCH. In another embodiment, the configuration of the bitmap is indicated by a combination of the DMRS sequence of the PSBCH and the payload of the PSBCH. In another embodiment, the bit width of the bitmap is equal to the number of slots in the window for transmission of S-SSBs.

[0105] Exemplary (pre)configurations for the transmission of S-SSB are according to the embodiments and examples addressed in this disclosure.

[0106] In one example, the (pre)configuration for S-SSB transmission includes the number of S-SSBs transmitted (e.g., N_SSB) and the number of groups for S-SSB transmission (e.g., G_SSB), where N_SSB is an integer multiple of G_SSB. For example, N_SSB=2^n and G_SSB=2^g, where 0≦g≦n. The period for S-SSB transmission (e.g., P_SSB) can be divided by G_SSB groups, where each group has a duration of P_SSB / G_SSB and there are N_SSB / G_SSB S-SSBs transmitted from each group. In one example, the transmission positions of S-SSBs are the same for all groups within the corresponding divided duration, e.g., consecutive from the point of the divided duration.

[0107] In one subexample, G_SSB may be (pre)configured as all values ​​having the form G_SSB=2^g, where 0≦g≦n. In another subexample, G_SSB may be (pre)configured as one value having the form G_SSB=2^g, where 0≦g≦min(n,k), where k is a predefined value (e.g., k=2 or k=3). In one example, the configurability of the number of groups (e.g., G_SSB) is the same as the configurability of the number of S-SSBs in a group (e.g., N_SSB / G_SSB) for a given number of transmitted S-SSBs (e.g., N_SSB).

[0108] FIG. 16 illustrates an example configuration for S-SSB transmission 1600 according to an embodiment of the present disclosure. The embodiment of the configuration for S-SSB transmission 1600 illustrated in FIG. 16 is for illustration only. One or more of the components illustrated in FIG. 16 may be embodied with specialized circuitry configured to perform the functions described, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0109] An example of an exemplary (pre)configuration of transmissions for S-SSBs is shown in FIG. 16, where the group number (e.g., G_SSB) can be (pre)configured as one of 1 (1603 in FIG. 16), 2 (1602 in FIG. 16) and 4 (1601 in FIG. 16), and the number of transmitted S-SSBs (e.g., N_SSB) can be (pre)configured as 4.

[0110] In another example, the (pre)configuration for S-SSB transmission includes the number of S-SSBs transmitted (e.g., N_SSB), the number of groups for S-SSB transmission (e.g., G_SSB), and the offset within the group of S-SSB (e.g., O_SSB), where N_SSB is an integer multiple of G_SSB. For example, N_SSB=2^n and G_SSB=2^g, where 0≦g≦n. The period for S-SSB transmission (e.g., P_SSB) can be divided by G_SSB groups, where each group has a duration of P_SSB / G_SSB, and there are N_SSB / G_SSB S-SSBs transmitted from each group with an offset O_SSB. In one example, the transmission position of the S-SSB is the same for all groups within the corresponding divided duration, e.g., consecutive from the point of the divided duration with an offset O_SSB. In one subexample, G_SSB may be (pre)configured as any value having the form G_SSB=2^g, where 0≦g≦n.

[0111] In another subexample, G_SSB can be (pre)configured as a value having the form G_SSB=2^g, where 0≦g≦min(n,k) and k is a predefined value (e.g., k=2 or k=3). In one example, the configurability of the number of groups (e.g., G_SSB) is the same as the configurability of the number of S-SSBs in a group (e.g., N_SSB / G_SSB) for a given number of transmitted S-SSBs (e.g., N_SSB).

[0112] 17 illustrates another exemplary configuration for S-SSB transmission 1700 according to an embodiment of the present disclosure. The embodiment of the configuration for S-SSB transmission 1700 illustrated in FIG. 17 is for illustration only. One or more of the components illustrated in FIG. 17 may be embodied with specialized circuitry configured to perform the functions described, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0113] An example of an exemplary (pre)configuration of transmissions for S-SSBs is shown in FIG. 17, where the group number (e.g., G_SSB) can be (pre)configured as one of 1 (1703 in FIG. 17), 2 (1702 in FIG. 17) or 4 (1701 in FIG. 17), and the number of transmitted S-SSBs (e.g., N_SSB) can be (pre)configured as 4.

[0114] In one embodiment, S-SSBs in different S-SSB periods (e.g., SSS and / or DMRS of PSBCH in an S-SSB) and S-SSBs having the same correlated slot index within an S-SSB period (e.g., the same slot index in a frame and the same 1st, 2nd, 3rd and 4th LSB of a DFN / SFN when the period is 160 ms) or the same S-SSB index (e.g., an S-SSB index is defined as the correlated index within the number of transmitted S-SSBs) are QCL'd.

[0115] In one example, beyond the QCL assumptions made over an S-SSB period, there may be additional QCL assumptions made during an S-SSB in the same S-SSB period. At least one of the following embodiments and / or example embodiments may be supported, and if one or more embodiments and / or example embodiments are supported, the supported embodiments and / or example embodiments may be (pre)configured.

[0116] In one embodiment, there may be no QCL assumptions among the S-SSBs within the same S-SSB period.

[0117] In other embodiments, there can be a fixed QCL assumption among S-SSBs within the same S-SSB period, e.g., all S-SSBs within the same S-SSB period are assumed to be QCL regardless of the transmission pattern of the S-SSBs.

[0118] In yet another embodiment, the QCL hypotheses can be associated with a transmission pattern.

[0119] FIG 18 illustrates exemplary QCL assumptions associated with transmission (pre)configuration for S-SSB 1800, by way of example only, with the embodiment of the QCL assumptions associated with transmission (pre)configuration for S-SSB 1800 shown in FIG 18. One or more of the components shown in FIG 18 may be embodied with specialized circuitry configured to perform the functions referred to, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions referred to. Other embodiments may be used without departing from the scope of the present disclosure.

[0120] In one example, when the transmission of S-SSBs is divided into at least one group (e.g., at least one transmission burst) within an S-SSB period, the S-SSBs within the group are assumed to be QCL-assigned (e.g., denoted as QCL assumption pattern 1). An example QCL assumption example associated with a transmission (pre-)configuration for S-SSBs is shown in FIG. 18 at 1801, where the number of groups of transmitted S-SSBs is 2 (e.g., G_SSB=2) and the number of transmitted S-SSBs is 4 (e.g., N_SSB=4).

[0121] In one example, when S-SSB transmissions are divided into at least one group (e.g., at least one transmission burst) within an S-SSB period, S-SSBs in different groups having the same correlation index within a group are assumed to be QCL-associated (e.g., denoted as QCL assumption pattern 2). An example QCL assumption associated with a transmission (pre-)configuration for S-SSBs is shown in FIG. 18 at 1802, where the number of groups of transmitted S-SSBs is 2 (e.g., G_SSB=2) and the number of transmitted S-SSBs is 4 (e.g., N_SSB=4).

[0122] In another example, there is a (pre)configuration of one of the two exemplary QCL assumptions described above, for example, one of the S-SSBs in a group assumed to be QCL-assigned (e.g., pattern 1) or one of the S-SSBs in a different group having the same correlation index in a group assumed to be QCL-assigned (e.g., pattern 2). For example, there is a (pre)configuration of one of the QCL assumptions 1801 (e.g., pattern 1) or 1802 (e.g., pattern 2) in FIG. 18, where the number of transmitted S-SSB groups is 2 (e.g., G_SSB=2) and the number of transmitted S-SSBs is 4 (e.g., N_SSB=4).

[0123] In yet another example, the QCL assumption may be (pre)configured between no QCL assumption, QCL assumption pattern 1 or QCL assumption pattern 2 within the S-SSB period.

[0124] In yet another example, the QCL assumption can be preconfigured separately from possible preconfigurable transmission patterns, for example if supported. For example, a parameter for the QCL assumption derivation, denoted as Q_SSB, can be preconfigured, where Q_SSB can be divided by N_SSB. In one example, Q_SSB can be preconfigured and associated with the preconfiguration of the number of transmitted S-SSBs (e.g., N_SSB). In another example, Q_SSB can be configured in the payload of the PSBCH. In one example, the preconfigurability of Q_SSB is the same as the preconfigurability of N_SSB / Q_SSB for a given N_SSB.

[0125] FIG. 19 illustrates an exemplary (pre)configurable QCL assumption for a transmitted S-SSB 1900 according to an embodiment of the present disclosure. The embodiment of the (pre)configurable QCL assumption for a transmitted S-SSB 1900 illustrated in FIG. 19 is for illustration purposes only. One or more components illustrated in FIG. 19 may be embodied with specialized circuitry configured to perform the functions described, or one or more components may be embodied with one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0126] In one example, a correlation index of an S-SSB within the N_SSB number of transmitted S-SSBs may be denoted as i_SSB (e.g., defined as an S-SSB index), where 0≦i_SSB≦N_SSB-1, and then if the floor (i_SSB / Q_SSB) of the S-SSB is the same, then the S-SSB within the N_SSB number of transmitted S-SSBs is hypothesized to have been QCL-assigned, where "floor(X)" is a floor that operates as the largest integer less than or equal to X. Such an example may be denoted as QCL assumption pattern 1. An example of an exemplary (pre-)configurable QCL assumption for a transmitted S-SSB is illustrated in 1901, 1902, and 1903 of FIG. 19, where the number of transmitted S-SSBs is 4 (e.g., N_SSB=4) and the (pre-)configured QCL parameter is 2 (e.g., Q_SSB=2). In one example, there may be a further constraint that N_SSB / G_SSB≧Q_SSB.

[0127] In another example, the correlation index of an S-SSB within the N_SSB number of transmitted S-SSBs may be denoted as i_SSB (e.g., defined as S-SSB index), where 0≦i_SSB≦N_SSB-1, and then if the i_SSB mod Q_SSB of the S-SSB is the same, then the S-SSB within the N_SSB number of transmitted S-SSBs is assumed to be QCL-assigned, where "mod" refers to a modulo operation. Such an example may be denoted as QCL assumption pattern 2. An example of an exemplary (pre-)configurable QCL assumption for a transmitted S-SSB is shown in 1904, 1905, and 1906 of FIG. 19, where the number of transmitted S-SSBs is 4 (e.g., N_SSB=4) and the (pre-)configured QCL parameter is 2 (e.g., Q_SSB=2). In one example, there may be a further constraint that G_SSB≧Q_SSB.

[0128] In yet another example, there may be a (pre)setting of QCL assumptions pattern 1 or pattern 2.

[0129] In yet another example, the QCL assumption may be (pre)configured between no QCL assumption, QCL assumption pattern 1 or QCL assumption pattern 2 within the S-SSB period.

[0130] In yet another example, the QCL assumption can be correlated with a window supported for S-SSB transmission.

[0131] FIG. 20 illustrates an exemplary QCL assumption associated with a window for transmission of S-SSB2000 according to an embodiment of the present disclosure. The embodiment of the QCL assumption associated with a window for transmission of S-SSB2000 illustrated in FIG. 20 is for illustration purposes only. One or more components illustrated in FIG. 20 may be embodied with specialized circuitry configured to perform the functions described, or one or more components may be embodied by one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0132] In one example, S-SSBs within the same window for transmission of S-SSBs are assumed to be QCL-assigned. Such an example may be denoted as QCL assumption pattern 1. An example (pre-)configurable QCL assumption for transmitted S-SSBs is shown in 2001 of FIG. 20, where the number of transmitted S-SSBs is 4 (e.g., N_SSB=4) and the number of windows for transmission of S-SSBs is 2.

[0133] In another example, S-SSBs having the same correlation index within a window for transmission of the S-SSB and within different windows for transmission of the S-SSB are assumed to be QCL-assigned. Such an example may be denoted as QCL assumption pattern 2. An example (pre-)configurable QCL assumption for transmitted S-SSBs is shown in 2002 of FIG. 20, where the number of transmitted S-SSBs is 4 (e.g., N_SSB=4) and the number of windows for transmission of the S-SSBs is 2.

[0134] In yet another example, the QCL assumption can be (pre)set during pattern 1 or pattern 2.

[0135] In yet another example, the QCL assumption may be (pre)configured between no QCL assumption, QCL assumption pattern 1 or QCL assumption pattern 2 within the S-SSB period.

[0136] In one embodiment, the time domain duration for transmission of S-SSB for the different supported SCSs remains the same. In one example of frequency range 1 (FR1), the time domain duration for a slot for a 15 kHz SCS including S-SSB corresponds to two consecutive slots for a 30 kHz SCS including S-SSB and four consecutive slots for a 60 kHz SCS including S-SSB. In one example of FR2, the time domain duration for a slot for a 60 kHz SCS including S-SSB corresponds to two consecutive slots for a 120 kHz SCS including S-SSB.

[0137] FIG. 21 illustrates an example transmission of S-SSB for SCS2100 according to an embodiment of the present disclosure. The embodiment of S-SSB transmission for SCS2100 illustrated in FIG. 21 is for illustration only. One or more of the components illustrated in FIG. 21 may be embodied with specialized circuitry configured to perform the functions referred to, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions referred to. Other embodiments may be used without departing from the scope of the present disclosure.

[0138] An example of an exemplary scaling transmission for the SCS is shown in Figure 21. 2101, 2102, and 2103 show transmissions of 1, 2, and 4 S-SSBs for 15 kHz, 30 kHz, and 60 kHz, respectively, where the transmissions for all SCSs occupy the same time domain duration. 2104, 2105, and 2106 show transmissions of 2, 4, and 8 S-SSBs for 15 kHz, 30 kHz, and 60 kHz, respectively, where the transmissions are split into two bursts (e.g., G_SSB=2), where each transmission burst occupies the same time domain duration for all SCSs. 2107, 2108 and 2109 show transmissions of 2, 4 and 8 S-SSBs for 15 kHz, 30 kHz and 60 kHz correspondingly, where the transmissions have a single burst (e.g., G_SSB=1) and the transmissions for all SCSs occupy the same time domain duration.

[0139] In one embodiment, after receiving an S-SSB from a sidelink channel, detecting a synchronization signal and decoding the payload of the PSBCH, the sidelink UE may obtain timing information of the synchronization source from (pre)configuration for the transmission of the S-SSB and / or information carried by the received S-SSB (e.g., the synchronization signal of the PSBCH and / or the DM-RS and / or the payload of the PSBCH), where the timing information includes at least one of frame timing, slot timing or symbol timing.

[0140] In one example, the sidelink UE obtains information of the slot offset for the transmission of the S-SSB (e.g., denoted as O_SSB), the slot interval for the transmission of the S-SSB (e.g., denoted as D_SSB), and the number of transmitted S-SSBs within the S-SSB period (e.g., denoted as N_SSB) from the (pre)configuration for the transmission of the S-SSB, and then determines the DFN / SFN (e.g., denoted as SFN_SSB) containing the received S-SSB from a signal and / or channel (e.g., the content of the PSBCH of the received S-SSB) carrying such information in the received S-SSB, and the DFN / SFN containing the received S-SSB (e.g., denoted as SFN_SSB). In one example, the UE obtains the index of the slot in (e.g., denoted as S_SSB), and then in one example, the UE assumes that the index of the received S-SSB (e.g., denoted as I_SSB) satisfies ((SFN_SSB*10*2^u+S_SSB) mod (P_SSB*2^u)=O_SSB+D_SSB*i_SSB), or in another example, the UE can derive the index of the S-SSB (e.g., denoted as I_SSB) as I_SSB=((SFN_SSB*10*2^u+S_SSB) mod (P_SSB*2^u)-O_SSB) / D_SSB if N_SSB>1, and I_SSB=0 if N_SSB=1.

[0141] P_SSB is the default period of the S-SSB in ms (e.g., P_SSB=160ms) and 2^u is the ratio of the SCS of the S-SSB compared to 15kHz (e.g., 2^u=1, 2, 4, and 8 for 15kHz, 30kHz, 60kHz, and 120kHz, respectively, for the SCS of the S-SSB). In one example, the UE expects the derived index of the S-SSB to be an integer such that 0≦I_SSB≦N_SSB-1. In another example, the UE expects the burst of the S-SSB to be within the period of the P_SSB duration, e.g., O_SSB+D_SSB*(N_SSB-1)≦P_SSB*2^u-1.

[0142] In another example, the sidelink UE obtains information of the slot offset for the transmission of the S-SSB (e.g., denoted as O_SSB), the slot interval for the transmission of the S-SSB (e.g., denoted as D_SSB), and the number of transmitted S-SSBs within the S-SSB period (e.g., denoted as N_SSB) from the (pre)configuration for the transmission of the S-SSB, and then obtains the DFN / SFN containing the received S-SSB (e.g., denoted as SFN_SSB) and the index of the slot within the DFN / SFN containing the received S-SSB (e.g., denoted as S_SSB) from a signal and / or channel carrying such information in the received S-SSB (e.g., the content of the PSBCH of the received S-SSB), and then the UE determines whether the index of the S-SSB (e.g., denoted as I_SSB) is I_SSB. = (K_SSB-O_SSB) / D_SSB, where K_SSB = ((SFN_SSB*10*2^u+S_SSB) mod (P_SSB*2^u), P_SSB is the default period of S-SSB in ms (e.g., P_SSB=160ms) and 2^u is the percentage of the SCS of S-SSB compared to 15kHz (e.g., 2^u=1, 2, 4 and 8 as 15kHz, 30kHz, 60kHz and 120kHz respectively for the SCS of S-SSB). The UE is expected that the derived index of S-SSB is an integer and satisfies 0≦I_SSB≦N_SSB-1.

[0143] In yet another example, the sidelink UE may obtain from (pre)configuration for the transmission of the S-SSB and / or the information carried by the received S-SSB an offset for the transmission of the S-SSB (e.g., denoted as O_SSB), a slot interval for the transmission of the S-SSB (e.g., denoted as D_SSB), an index of the received S-SSB among N_SSB transmitted S-SSBs (e.g., denoted as i_SSB and 0≦i_SSB≦N_SSB-1), a DFN / SFN containing the received S-SSB (e.g., denoted as SFN_SSB), and a slot interval for the transmission of the S-SSB (e.g., denoted as SFN_SSB). The UE obtains information of the index of the slot (e.g., denoted as S_SSB) of the DFN / SFN, and then assumes that the synchronization resource exists in the DFN / SFN and the slot satisfies ((SFN_SSB*10*2^u+S_SSB) mod (P_SSB*2^u)=O_SSB+D_SSB*i_SSB, where P_SSB is the default period of S-SSB (e.g., P_SSB=160ms), and 2^u is the ratio of SCS of S-SSB compared to 15kHz (e.g., 2^u=1, 2, 4, and 8 as 15kHz, 30kHz, 60kHz, and 120kHz respectively for SCS of S-SSB).

[0144] In yet another example, the sidelink UE may obtain information from (pre)configuration for the transmission of the S-SSB and / or information carried by the received S-SSB, such as an offset for the transmission of the S-SSB (e.g., denoted as O_SSB), a number of groups for the transmission of the S-SSB (e.g., denoted as G_SSB), a DFN / SFN containing the received S-SSB (e.g., denoted as SFN_SSB), and an index of the slot containing the received S-SSB (e.g., denoted as S_SSB), and then the UE may determine whether a synchronization resource is present in the DFN / SFN and whether the slot is (SFN Assume that the UE satisfies O_SSB+D_SSB*(N_SSB-1)mod(P_SSB*2^u / G_SSB)=O_SSB, where P_SSB is the default period of S-SSB (e.g., P_SSB=160ms) and 2^u is the percentage of the SCS of S-SSB compared to 15kHz (e.g., 2^u=1, 2, 4 and 8 as 15kHz, 30kHz, 60kHz and 120kHz respectively for the SCS of S-SSB). In one example, the UE expects the S-SSB burst to be within the period of P_SSB duration, e.g., O_SSB+D_SSB*(N_SSB-1)≦P_SSB*2^u-1.

[0145] In yet another example, the sidelink UE may determine from its (pre)configuration for the transmission of S-SSBs and / or the information carried by the received S-SSBs an offset for the transmission of the S-SSBs (e.g., denoted as O_SSB), the number of transmitted S-SSBs (e.g., denoted as N_SSB), the number of groups for the transmission of the S-SSBs (e.g., denoted as G_SSB), the index of the received S-SSB within the N_SSB transmitted S-SSBs (e.g., i_SSB), SB and 0≦i_SSB≦N_SSB-1), the DFN / SFN containing the received S-SSB (e.g., denoted as SFN_SSB), and the index of the slot containing the received S-SSB (e.g., denoted as S_SSB), and then the UE assumes that synchronization resources exist in the DFN / SFN and the slot satisfies ((SFN_SSB*10*2^u+S_SSB) mod (P_SSB*2^u / G_SSB)=O_SSB+(i_SSB mod (N_SSB / G_SSB)), where P_SSB is the default period of S-SSB (e.g., P_SSB=160ms), and 2^u is the ratio of the SCS of S-SSB compared to 15kHz (e.g., 2^u=1, 2, 4, and 8 as 15kHz, 30kHz, 60kHz, and 120kHz, respectively, for the SCS of S-SSB).

[0146] In yet another example, the sidelink UE may obtain from its (pre)configuration for the transmission of the S-SSB and / or the information carried by the received S-SSB an offset for the transmission of the S-SSB (e.g., denoted as O_SSB), the number of transmitted S-SSBs (e.g., denoted as N_SSB), the number of groups for the transmission of the S-SSBs (e.g., denoted as G_SSB), the index of the received S-SSB within the group of transmitted S-SSBs (N_SSB / G_SSB) (e.g., denoted as i_SSB and 0≦i_SSB≦N_SSB / G_SSB−1), the DFN / SFN containing the received S-SSB (e.g., denoted as SFN_SSB), and the number of S-SSBs transmitted (e.g., denoted as N_SSB). , and the index of the slot containing the received S-SSB (e.g., denoted as S_SSB), and then the UE assumes that synchronization resources exist in the DFN / SFN and the slot satisfies ((SFN_SSB*10*2^u+S_SSB) mod (P_SSB*2^u / G_SSB)=O_SSB+i_SSB, where P_SSB is the default period of the S-SSB (e.g., P_SSB=160ms), and 2^u is the ratio of the SCS of the S-SSB compared to 15kHz (e.g., 2^u=1, 2, 4, and 8 as 15kHz, 30kHz, 60kHz, and 120kHz, respectively, for the SCS of the S-SSB).

[0147] In yet another example, a sidelink UE obtains information of the DFN / SFN containing the received S-SSB (e.g., denoted as SFN_SSB) and the index of the slot containing the received S-SSB (e.g., denoted as S_SSB) from (pre-)configuration for the transmission of the S-SSB and / or the information carried by the received S-SSB, and then the UE assumes that synchronization resources exist in the DFN / SFN and the slot satisfies ((SFN_SSB*10*2^u+S_SSB) mod (P_SSB*2^u)=O, where P_SSB is the default periodicity of the S-SSB (e.g., P_SSB=160 ms) and 2^u is the ratio of the SCS of the S-SSB compared to 15 kHz (e.g., 2^u=1, 2, 4 and 8 as 15 kHz, 30 kHz, 60 kHz and 120 kHz respectively for the SCS of the S-SSB).

[0148] In another example, the sidelink UE may determine whether N_SSB is a UE based on (pre)configuration regarding the transmission of S-SSBs and / or the information carried by the received S-SSBs. The UE obtains information of the index of the received S-SSB within the transmitted S-SSB (e.g., denoted as i_SSB and 0≦i_SSB≦N_SSB-1), the DFN / SFN containing the received S-SSB (e.g., denoted as SFN_SSB), and the index of the slot containing the received S-SSB (e.g., denoted as S_SSB), and then assumes that synchronization resources exist in the DFN / SFN and the slot satisfies ((SFN_SSB*10*2^u+S_SSB)mod(P_SSB*2^u)=i_SSB, where P_SSB is the default period of the S-SSB (e.g., P_SSB=160ms), and 2^u is the ratio of the SCS of the S-SSB compared to 15kHz (e.g., 2^u=1, 2, 4, and 8 as 15kHz, 30kHz, 60kHz, and 120kHz, respectively, for the SCS of the S-SSB).

[0149] In yet another example, the sidelink UE may obtain information regarding the number of groups for the transmission of the S-SSB (e.g., denoted as G_SSB), the DFN / SFN containing the received S-SSB (e.g., denoted as SFN_SSB), and the index of the slot containing the received S-SSB (e.g., denoted as S_SSB) from (pre)configuration for the transmission of the S-SSB and / or information carried by the received S-SSB, and then the UE may obtain information regarding the synchronization resources. Assume that the slots are in the DFN / SFN and the slots satisfy ((SFN_SSB*10*2^u+S_SSB)mod(P_SSB*2^u / G_SSB)=O, where P_SSB is the default period of S-SSB (e.g., P_SSB=160ms) and 2^u is the ratio of the SCS of S-SSB compared to 15kHz (e.g., 2^u=1, 2, 4, and 8 as 15kHz, 30kHz, 60kHz, and 120kHz respectively for the SCS of S-SSB).

[0150] In yet another example, the sidelink UE may obtain from (pre)configuration for the transmission of S-SSBs and / or information carried by the received S-SSBs information about the number of transmitted S-SSBs (e.g., denoted as N_SSB), the number of groups for the transmission of S-SSBs (e.g., denoted as G_SSB), the index of the received S-SSB within the N_SSB transmitted S-SSBs (e.g., denoted as i_SSB and 0≦i_SSB≦N_SSB-1), the DFN / SFN containing the received S-SSB (e.g., denoted as SFN_SSB), and the index of the slot containing the received S-SSB (e.g., denoted as S_SSB), and then the UE may determine that a synchronization resource is present in the DFN / SFN and that the slot is ((SFN_SSB*10*2^u+S_SSB)mod(P_SSB*2^u / G_SSB)=(i_SSB mod(N_SSB / G_SSB)), where P_SSB is the default period of S-SSB (e.g., P_SSB=160ms) and 2^u is the ratio of the SCS of S-SSB compared to 15kHz (e.g., 2^u=1, 2, 4 and 8 for 15kHz, 30kHz, 60kHz and 120kHz respectively for the SCS of S-SSB).

[0151] In yet another example, the sidelink UE may receive from (pre)configuration for the transmission of S-SSBs and / or the information carried by the received S-SSBs the number of transmitted S-SSBs (e.g., denoted as N_SSB), the number of groups for the transmission of S-SSBs (e.g., denoted as G_SSB), the index of the received S-SSB within the group of transmitted S-SSBs (e.g., denoted as i_SSB and 0≦i_SSB≦N_SSB / G_SSB−1), the DFN / SFN containing the received S-SSB (e.g., denoted as SFN_SSB), and the number of groups for the transmission of S-SSBs (e.g., denoted as G_SSB). After obtaining information of the index of the slot containing S-SSB (e.g., denoted as S_SSB), the UE assumes that synchronization resources exist in the DFN / SFN and the slot satisfies ((SFN_SSB*10*2^u+S_SSB)mod(P_SSB*2^u / G_SSB)=i_SSB, where P_SSB is the default period of S-SSB (e.g., P_SSB=160ms) and 2^u is the ratio of SCS of S-SSB compared to 15kHz (e.g., 2^u=1, 2, 4 and 8 as 15kHz, 30kHz, 60kHz and 120kHz respectively for SCS of S-SSB).

[0152] In one embodiment, frequency domain information for S-SSB transmission is (pre-)configured in the UE.

[0153] In one example, the frequency location of one subcarrier of the S-SSB is (pre)configured in the UE by higher layer parameters.

[0154] In one example, one subcarrier is a subcarrier having index 66 among the 132 subcarriers of the S-SSB in the frequency domain, where the index starts from 0, which corresponds to the lowest subcarrier of the S-SSB.

[0155] In another example, one subcarrier is a subcarrier having index 65 among the 132 subcarriers of the S-SSB in the frequency domain, where the index starts from 0, which corresponds to the lowest subcarrier of the S-SSB.

[0156] In yet another example, one subcarrier is a subcarrier having index 6 within an RB of index 5 of an S-SSB in the frequency domain, where the indices of subcarriers in an RB start from 0 and the indices of RBs in the 11 RB bandwidth of an S-SSB start from 0.

[0157] In yet another example, one subcarrier is a subcarrier having index 5 within an RB of index 5 of an S-SSB in the frequency domain, where the indices of subcarriers in an RB start from 0 and the indices of RBs in the 11 RB bandwidth of an S-SSB start from 0.

[0158] In another example, a subcarrier is a subcarrier having index 0 among the 132 subcarriers of the S-SSB in the frequency domain, where the index starts from 0, which corresponds to the lowest subcarrier of the S-SSB.

[0159] In yet another example, one subcarrier is a subcarrier having index 0 within an RB of index 0 of an S-SSB in the frequency domain, where the indices of subcarriers in an RB start from 0 and the indices of RBs in the 11 RB bandwidth of an S-SSB start from 0.

[0160] In one example, the UE assumes that the subcarrier with index 0 of the S-SSB is aligned with the subcarrier with index 0 in the RB of the sidelink BWP that contains the S-SSB. In this example, the RB grid of the S-SSB is assumed to be aligned with the RB grid of the SL BWP.

[0161] In another example, the UE assumes that the numerology of the S-SSB is identical to the numerology of the SL BWP that contains the S-SSB.

[0162] In another example, the UE assumes that the BW of the S-SSB is constrained to be within the BW of the SL BWP, e.g., both subcarriers with S-SSB indices 0 and 131 are constrained to be within the RB associated with the SL BWP.

[0163] In one embodiment, the length-127 sequences generated for S-PSS and S-SSS are mapped to subcarriers having the same index in S-SSB. In this embodiment, the S-PSS sequence is denoted by d S-PSS (0),…,d S-PSS (126) and the S-SSS sequence is denoted as d S-SSS (0),…,d S-SSS Displayed as (126).

[0164] FIG. 22 illustrates an example sequence mapping 2200 for S-SSB according to an embodiment of the present disclosure. The embodiment of sequence mapping 2200 for S-SSB illustrated in FIG. 22 is for illustration purposes only. One or more of the components illustrated in FIG. 22 may be embodied in specialized circuitry configured to perform the functions described, or one or more of the components may be embodied in one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0165] In one example, the S-PSS sequence d S-PSS (0),…,d S-PSS (126) is a sequence of S-SSS sequences, where each index is mapped to subcarriers 2 to 128. S-SSS (0),…,d S-SSS (126) are mapped to subcarriers with indices 2 through 128, and the remaining subcarriers (i.e., indices 0, 1, 129, 130, 131) are set as 0, where the subcarrier indices are within the 132 subcarriers for S-SSB. An illustration of such an example is shown in Example 1 of FIG.

[0166] In another example, the S-PSS sequence d S-PSS (0),…,d S-PSS (126) is a sequence of S-SSS sequences, each of which is mapped to subcarriers 3 to 129. S-SSS (0),…,d S-SSS(126) are mapped to subcarriers with indices 3 through 129, and the remaining subcarriers (i.e., indices 0, 1, 2, 130, and 131) are set as 0, where the subcarrier indices are within the 132 subcarriers for S-SSB. An illustration of such an example is shown in Example 2 of FIG.

[0167] In another example, the S-PSS sequence d S-PSS (0),…,d S-PSS (126) is a sequence of S-SSS sequence d S-SSS (0),…,d S-SSS (126) are mapped to subcarriers with indices 0 through 126, respectively, and the remaining subcarriers (i.e., with indices 127, 128, 129, 130, 131) are set as 0, where the subcarrier indices are within the 132 subcarriers for S-SSB. An illustration of such an example is shown in Example 3 of FIG.

[0168] In another example, the S-PSS sequence d S-PSS (0),…,d S-PSS (126) is a sequence of S-SSS sequences, each of which is mapped to subcarriers 5 to 131. S-SSS (0),…,d S-SSS (126) are mapped to subcarriers with indices 5 through 131, and the remaining subcarriers (i.e., indices 0, 1, 2, 3, 4) are set as 0, where the subcarrier indices are within the 132 subcarriers for S-SSB. An illustration of such an example is shown in Example 4 of FIG.

[0169] NR (new radio) Rel-15 supports synchronization signals and physical broadcast channel blocks (SSBs), where an SSB includes 4 consecutive orthogonal frequency division multiplexing (OFDM) symbols in the time domain and 20 consecutive RBs in the frequency domain. Also, the center 12 RBs of the first symbol in the SSB are mapped to a primary synchronization signal (PSS), the second and fourth symbols in the SSB are mapped to a PBCH, and the third symbol in the SSB is mapped to both a secondary synchronization signal (SSS) and a PBCH. An example of the NR Rel-15 SSB structure is shown in Figure 23.

[0170] FIG. 23 illustrates an exemplary NR SS / PBCH block configuration 2300 according to an embodiment of the present disclosure. The embodiment of the NR SS / PBCH block configuration 2300 illustrated in FIG. 23 is for illustration purposes only. One or more of the components illustrated in FIG. 23 may be embodied in specialized circuitry configured to perform the functions described, or one or more of the components may be embodied in one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0171] In every RB mapped to the PBCH, 3 of the 12 resource elements (REs) are mapped to the demodulation reference signal (DM-RS) of the PBCH, where the 3 REs are uniformly distributed in the RBs with their locations on the cell ID. An example of DM-RS RE locations in the PBCH RBs is shown in Figure 24.

[0172] 24 illustrates an example NR DMRS RE location 2400 in a PBCH RB according to an embodiment of the present disclosure. The embodiment of the NR DMRS RE location 2400 in a PBCH RB illustrated in FIG. 24 is for illustration only. One or more of the components illustrated in FIG. 24 may be embodied with specialized circuitry configured to perform the functions described, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0173] The sequence for the PBCH DM-RS is generated based on a PN sequence with initial conditions given by 2^11*(i_SSB+1)(floor(N_ID^cell / 4)+1)+2^6*(i_SSB+1)+(N_ID^cell mod 4), where i_SSB is the 3 LSBs of the SSB index when the maximum number of SSBs is at least 8, i_SSB is the combination of the half frame indicator and SSB index when the maximum number of SSBs is 4, and N_ID^cell is the cell ID. In the remainder of this disclosure, "floor(X)" refers to a floor operation that provides the largest integer less than or equal to X, and "(Y mod Z)" refers to a modulus operation that provides the remainder after dividing Y by Z.

[0174] FIG. 25 illustrates an example S-SSB configuration 2500 for normal and extended cyclic prefixes according to an embodiment of the present disclosure. The embodiment of the S-SSB configuration 2500 for normal and extended cyclic prefixes illustrated in FIG. 25 is for illustration only. One or more of the components illustrated in FIG. 25 may be embodied with specialized circuitry configured to perform the functions described, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0175] In NR V2X, the Sidelink Synchronization Signal and Physical Sidelink Broadcast Channel Block (S-SSB) includes the components of the Sidelink Primary Synchronization Signal, the Sidelink Secondary Synchronization Signal, and the Physical Sidelink Broadcast Channel (including DM-RS). An example of the structure of the S-SSB is shown in 2501 and 2502 of FIG. 25 for each normal cyclic prefix (NCP) and extended cyclic prefix (ECP).

[0176] This disclosure focuses on the design of the DM-RS for the PSBCH, including the determination of the REs mapped to the DM-RS for the PSBCH, the information carried by the DM-RS sequence for the PSBCH, and the sequence generation for the DM-RS.

[0177] This disclosure focuses on the design of the DM-RS for the PSBCH, including the determination of the REs mapped to the DM-RS for the PSBCH, the information carried by the DM-RS sequence for the PSBCH, and the sequence generation for the DM-RS.

[0178] In one embodiment, resource elements (REs) mapped to the DM-RS of the PSBCH are included in an interleaved frequency division multiplexing (IFDM) with symbols mapped to the PSBCH and REs mapped to the PSBCH that do not include the DM-RS.

[0179] In one example, the REs mapped to the DM-RS of the PSBCH are the same in different RBs within the OFDM symbol mapped to the PSBCH in the S-SSB. In another example, the REs mapped to the DM-RS of the PSBCH are uniformly distributed in the RBs within the OFDM symbol mapped to the PSBCH in the S-SSB, and the REs mapped to the DM-RS of the PSBCH can be determined by two parameters, where a first parameter is the density of the DM-RS of the PSBCH (e.g., denoted as d_DMRS), which refers to the ratio between the number of REs mapped to the DM-RS of the PSBCH and the total number of REs in the RB (e.g., 12), and a second parameter is the starting RE in the RB that is the lowest RE mapped to the DM-RS (e.g., denoted as v_DMRS). The REs mapped to the DM-RS in an RB may be determined as v_DMRS+k*(1 / d_DMRS), where k is every non-negative integer that satisfies v_DMRS+k*(1 / d_DMRS)<12 when d_DMRS is not 0. When d_DMRS is 0, there is no RE mapped to the DM-RS.

[0180] 26 illustrates an example RB structure 2600 for different DM-RS densities according to an embodiment of the present disclosure. The embodiment of the RB structure 2600 for different DM-RS densities illustrated in FIG. 26 is for illustration purposes only. One or more of the components illustrated in FIG. 26 may be embodied with specialized circuitry configured to perform the functions described, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0181] Examples of RB structures for different DM-RS densities are shown in FIG. 26, where in examples (2601, 2602, 2603, 2604, 2605, 2606 and 2607), the densities of DM-RS are determined as 0, 1 / 12, 1 / 6, 1 / 4, 1 / 3, 1 / 2 and 1, respectively; and in examples (2602, 2603, 2604, 2605, 2606 and 2607), the starting RE for the DM-RS is determined as 1, 1, 1, 1, 1 and 0, respectively.

[0182] The next example is for the density of DM-RS in the PSBCH (eg, denoted as d_DMRS).

[0183] In one example, the same density of DM-RS is assumed for all symbols mapped to the PSBCH in the S-SSB. For example, the density of DM-RS is assumed as 1 / 4 for all symbols mapped to the PSBCH in the S-SSB. In another example, the density of DM-RS is assumed as 1 / 3 for all symbols mapped to the PSBCH in the S-SSB.

[0184] In another example, the density of DM-RS may be different for symbols mapped to PSBCH in S-SSB. In one example, a first density of DM-RS is used for the first symbol (e.g., symbol #0 in a slot) mapped to PSBCH in S-SSB, and a second density of DM-RS is used for the remaining symbols (e.g., symbols #5 to #12 in a slot with NCP or symbols #5 to #10 in a slot with ECP as shown in FIG. 25). One instance for the first density of DM-RS may be 0. Another instance for the first density of DM-RS may be 1. One instance for the second density of DM-RS may be 1 / 3. Another instance for the second density of DM-RS may be 1 / 4.

[0185] In another example, the density of DM-RS may be different for the S-SSB for the NCP and the ECP. In one example, if the same density of DM-RS is assumed for all symbols mapped to the PSBCH in the S-SSB, the same density of DM-RS for the S-SSB with the NCP may be greater than the same density of DM-RS for the S-SSB with the ECP. In another example, if the same density of DM-RS is assumed for all symbols mapped to the PSBCH in the S-SSB, the same density of DM-RS for the S-SSB with the NCP may be less than the same density of DM-RS for the S-SSB with the ECP. In another example, if different densities of DM-RS are assumed for the first symbol and the remaining symbols of the S-SSB, the density of DM-RS for the first symbol of the S-SSB may be the same for the NCP and the ECP (e.g., 0). The density of DM-RS for the remaining symbols of the S-SSB may be different for the NCP and the ECP (e.g., the NCP has a larger DM-RS density).

[0186] In another embodiment, the same density of DM-RS is assumed for all symbols mapped to the PSBCH in the S-SSB, and the same density is (pre)configured.

[0187] In another embodiment, the density of DM-RS for the first symbol mapped to the PSBCH in the S-SSB may be fixed (e.g., 0), and the density of DM-RS for the remaining symbols mapped to the PSBCH in the S-SSB may be (pre-)configured.

[0188] The next example is for a starting RE for DM-RS (eg, denoted as v_DMRS) in an RB mapped to PSBCH.

[0189] In one example, the starting RE for a DM-RS is fixed, e.g., fixed as a non-negative integer less than 1 / d_DMRS. In one example, when d_DMRS=1 / 4, the starting RE v_DMRS can be fixed as one of 0, 1, 2, or 3. In another example, when d_DMRS=1 / 3, the starting RE v_DMRS can be fixed as one of 0, 1, or 2.

[0190] In another example, the starting RE for the DM-RS is determined by the sidelink synchronization ID. In one example, the starting RE for the DM-RS can be determined as (N_ID mod 1 / d_DMRS), where N_ID is the sidelink synchronization ID. In another example, the starting RE for the DM-RS can be determined as (N_ID mod 2), where N_ID is the sidelink synchronization ID. In yet another example, the starting RE for the DM-RS can be determined as 2*(N_ID mod 2), where N_ID is the sidelink synchronization ID. In yet another example, the starting RE for the DM-RS can be determined as floor(N_ID / (672*d_DMRS)), where N_ID is the sidelink synchronization ID. In yet another example, the starting RE for the DM-RS can be determined as floor(N_ID / 336), where N_ID is the sidelink synchronization ID. In yet another example, the starting RE for the DM-RS may be determined as 2*floor(N_ID / 336), where N_ID is the sidelink synchronization ID.

[0191] In yet another example, the starting RE for the DM-RS is (pre)configured. For example, there may be an independent indication of the starting RE for the DM-RS. In another example, the starting RE can be associated with other (pre)configurations and an independent indication is not necessary.

[0192] In yet another example, the starting RE for the DM-RS can be different for different symbols. In one subexample, a combination of different starting REs can be utilized to indicate information (e.g., priority information of the synchronization source, or an in-coverage / out-of-coverage indicator of the synchronization source, or the type of synchronization source).

[0193] 27 illustrates an example indication for using different starting RE combinations 2700 in a PSBCH symbol according to an embodiment of the present disclosure. The embodiment of the indication for using different starting RE combinations 2700 in a PSBCH symbol shown in FIG. 27 is for illustration only. One or more components shown in FIG. 27 may be embodied with specialized circuitry configured to perform the functions described, or one or more components may be embodied with one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0194] 27 shows an example indication method for using a combination of different starting REs on PSBCH symbols. A combination of different v_DMRS values ​​on different symbols for PSBCH can be utilized to indicate information.

[0195] In one embodiment, at least one or a combination of the following examples and / or embodiments regarding the DM-RS of the PSBCH may be utilized to convey the information.

[0196] For example, the location of the REs mapped to the DM-RSs is as described in the previous embodiments of this disclosure.

[0197] For example, a mapping sequence of the DM-RS sequence, such as one of the mapping orders of frequency-first-time-second or time-first-frequency-second, may be utilized to convey one bit of information. In another example, a mapping order of highest-to-lowest frequency or lowest-to-highest frequency may be utilized to convey one bit of information.

[0198] In one example, the sequence generation of the DM-RS sequence, e.g., the initial conditions for the sequence generation, can convey information. In another example, a cyclic shift applied to the sequence can convey information. In yet another example, a phase shift applied to the sequence can convey information.

[0199] In one embodiment, at least one or a combination of the following components may contribute to the information conveyed by examples and / or embodiments of the present disclosure:

[0200] In one example component, the information carried by the DM-RS (including at least one of the examples and / or embodiments including RE location, sequence mapping procedure, or sequence generation as described herein) may be a sidelink synchronization ID (e.g., denoted as N_ID in this disclosure, where 0≦N_ID≦671).

[0201] In one example, the sidelink synchronization ID can be divided into at least one portion, each portion being conveyed by at least one example and / or embodiment as described herein (e.g., the same portion can be conveyed by one or more examples and / or embodiments).

[0202] In another example, the information carried by the DM-RS (including at least one of the embodiments and / or examples including RE location, sequence mapping procedure, or sequence generation as described in this disclosure) may be timing related information (e.g., denoted as I_t in this disclosure).

[0203] In one example, the timing related information can be an index of an S-SSB within a (pre)configured number of transmitted S-SSBs, e.g., I_t=i_SSB, where i_SSB is an index of an S-SSB, 0≦i_SSB≦N_SSB-1, and N_SSB is the (pre)configured number of transmitted S-SSBs.

[0204] In another example, the timing related information may be part of an index of an S-SSB within a (pre-)configured number of transmitted S-SSBs, where, for example, the index of the S-SSB may be denoted as i_SSB, where 0≦i_SSB≦N_SSB-1 and N_SSB is the (pre-)configured number of transmitted S-SSBs. In one subexample, the part of the index may be the K LSBs of i_SSB, e.g., I_t=(i_SSB mod 2^K), where K is a predefined integer (e.g., indicative of the amount of timing information carried by the DM-RS), e.g., K=3. For another subexample, part of the index may be the K MSBs of i_SSB, e.g., I_t=floor(i_SSB / (2^K)), where K may be determined as K=min(log2(N_SSB),K'), where K' is a predefined integer (e.g., indicating the capacity of timing information carried by the DM-RS), e.g., K=3.

[0205] In yet another example, the timing related information may relate to an index of a slot including a corresponding S-SSB, and the index of the slot may be denoted as s_SSB. In one subexample, a portion of the index may be K LSBs of s_SSB, e.g., I_t=(s_SSB mod 2^K), where K may be determined as K=min(log2(N_SSB),K'), and K' is a predefined integer (e.g., indicating the amount of timing information carried by the DM-RS), e.g., K=3. In another subexample, a portion of the index may be K MSBs of s_SSB, e.g., I_t=floor(s_SSB / (2^K)), where K may be determined as K=min(log2(N_SSB),K'), and K' is a predefined integer (e.g., indicating the amount of timing information carried by the DM-RS), e.g., K=3.

[0206] In yet another example, the information carried by the DM-RS (including at least one of the embodiments and / or examples including RE location, sequence mapping procedure, or sequence generation as described in this disclosure) may be QCL assumption related information (e.g., denoted as I_qcl in this disclosure).

[0207] In one example, there may be QCL assumptions among S-SSBs in the same transmission period (e.g., whether or not they are continuously transmitted), and the QCL assumption related information carried by the DM-RS may indicate the same QCL assumption for the corresponding S-SSBs. In one example, a sidelink UE may assume that an S-SSB having the same QCL assumption related information (e.g., the same DM-RS sequence) carried by the DM-RS has been QCL-Assumed. In such an example, the QCL assumption related information carried by the DM-RS may be interpreted as a QCL assumption group index. In one example, there may be an association between the QCL assumption group index and the S-SSB index, for example, a one-to-one mapping or a one-to-many mapping.

[0208] In one subexample, the number of groups of QCL hypotheses is (pre)defined as N_QCL, where 0≦I_qcl≦N_QCL-1.

[0209] In another subexample, the maximum number of groups of QCL hypotheses is fixed as M_QCL (eg, per SCS and FR), where 0≦I_qcl≦M_QCL−1.

[0210] In other subexamples, the number of groups of QCL hypotheses is fixed as N_QCL, where 0≦I_qcl≦N_QCL-1.

[0211] In another example, there may be QCL assumptions among S-SSBs in the same transmission period (e.g., whether or not they are continuously transmitted), and the QCL assumption related information carried by the DM-RS may indicate different QCL assumptions for the corresponding S-SSBs. In one example, a sidelink UE may assume that an S-SSB with different QCL assumption related information carried by the DM-RS (e.g., different DM-RS sequences using the same synchronization ID) has been QCL'd. In such an example, the QCL assumption related information carried by the DM-RS may be interpreted as a QCL assumption index within a QCL assumption group. In one example, there may be an association between the QCL assumption index and the S-SSB index within the QCL assumption group, for example, a one-to-one mapping or a one-to-many mapping.

[0212] In one subexample, the number of groups of QCL hypotheses is (pre)configured as N_QCL, where 0≦I_qcl≦(N_SSB / N_QCL)−1, and N_SSB is the (pre)configured number of S-SSBs transmitted.

[0213] In another subexample, the maximum number of groups of QCL hypotheses is fixed as M_QCL (e.g., per SCS and per FR), where 0≦I_qcl≦(N_SSB / M_QCL)−1, and N_SSB is the (pre-)configured number of transmitted S-SSBs.

[0214] In yet another subexample, the number of groups of QCL hypotheses is fixed as N_QCL, where 0≦I_qcl≦(N_SSB / N_QCL)−1, and N_SSB is the (pre-)configured number of transmitted S-SSBs.

[0215] In yet another exemplary component, the information carried by the DM-RS (including at least one of the embodiments including RE location, sequence mapping procedure, or sequence generation as described in this disclosure) may be synchronization source related information (e.g., denoted as I_sync in this disclosure).

[0216] In one example, the synchronization source related information may be priority information of the synchronization sources.

[0217] In another example, the synchronization source related information may be an in-coverage / out-of-coverage indicator of the synchronization source.

[0218] In yet another example, the synchronization source related information may be the type of synchronization source.

[0219] In yet another embodiment, the synchronization source related information may be a combination of at least two of the above embodiments.

[0220] In one embodiment, the sequence for generating the DM-RS of the PSBCH follows a PN sequence given by a QPSK modulation sequence constructed by the XOR of two M sequences, where one of the M sequences s_1(n) is generated by generator g_1(x)=x^31+x^3+1 and initial condition c_1=1, and the other M sequence s_2(n) is generated by generator g_2(x)=x^31+x^3+x^2+x+1 and initial condition c_2. There may be an output shift offset (e.g., denoted as N_c) such that the QPSK modulated sequence is given by s(n)=(1-2*((s_1(2*n+N_c)+s_1(2*n+N_c))mod 2)) / √2+j*(1-2*((s_1(2*n+N_c+1)+ s_2(2*n+N_c+1))mod 2)) / √2, where s(n) is mapped to the RE for a DM-RS truncated to the desired DM-RS sequence length.

[0221] In one example, the initial condition of s_2(n) conveys only information for a sidelink synchronization ID (e.g., denoted as N_ID) or a part of a sidelink synchronization ID.

[0222] In one example, the initial condition for s_2(n) is given by c_2=N_ID.

[0223] In another example, the initial condition for s_2(n) is given by c_2=floor(N_ID*d_DMRS), where d_DMRS is the density of DM-RS for PSBCH (eg, d_DMRS=1 / 4).

[0224] In yet another example, the initial condition for s_2(n) is given by c_2=k_1*(floor(N_ID*d_DMRS)+1)+k_2+k_3*(N_ID mod 1 / d_DMRS), where d_DMRS is the density of DM-RS for PSBCH (e.g., d_DMRS=1 / 4), and where k_1, k_2, and k_3 are fixed integers. Exemplary value combinations for k_1 and k_2 may follow the rows of Table 2.

[0225] In another example, the initial condition of s_2(n) conveys only information for the sidelink synchronization ID (e.g., denoted as N_ID) or a part of the sidelink synchronization ID together with timing related information (e.g., denoted as I_t).

[0226] In one example, the initial condition of s_2(n) is given by c_2=k_1*(N_ID+1)*(I_t+1)+k_2*(I_t+1), where k_1 and k_2 are fixed integers. Exemplary value combinations of k_1 and k_2 may follow the rows of Table 1.

[0227] In another example, the initial condition of s_2(n) is given by c_2=k_1*(floor(N_ID*d_DMRS)+1)*(I_t+1)+k_2*(I_t+1)+k_3*(N_ID mod 1 / d_DMRS), where k_1, k_2, and k_3 are fixed integers. Exemplary value combinations of k_1 and k_2 may follow the rows of Table 2.

[0228] In yet another example, the initial condition of s_2(n) carries only information for the sidelink synchronization ID (e.g., denoted as N_ID) or a part of the sidelink synchronization ID together with QCL assumption related information (e.g., denoted as I_qcl).

[0229] In one example, the initial condition of s_2(n) is given by c_2=k_1*(N_ID+1)*(I_qcl+1)+k_2*(I_qcl+1), where k_1 and k_2 are fixed integers. Exemplary value combinations of k_1 and k_2 may follow the rows of Table 1.

[0230] In another example, the initial condition of s_2(n) is given by c_2=k_1*(floor(N_ID*d_DMRS)+1)*(I_qcl+1)+k_2*(I_qcl+1)+k_3*(N_ID mod 1 / d_DMRS), where k_1, k_2, and k_3 are fixed integers. Exemplary value combinations of k_1 and k_2 may follow the rows of Table 2.

[0231] In yet another example, the initial condition of s_2(n) conveys only information for the sidelink synchronization ID (e.g., denoted as N_ID) or a part of the sidelink synchronization ID together with synchronization source related information (e.g., denoted as I_sync).

[0232] In one example, the initial condition of s_2(n) is given by c_2=k_1*(N_ID+1)*(I_sync+1)+k_2*(I_sync+1), where k_1 and k_2 are fixed integers. Exemplary value combinations of k_1 and k_2 may follow the rows of Table 1.

[0233] In another example, the initial condition of s_2(n) is given by c_2=k_1*(floor(N_ID*d_DMRS)+1)*(I_sync+1)+k_2*(I_sync+1)+k_3*(N_ID mod 1 / d_DMRS), where k_1, k_2, and k_3 are fixed integers. Exemplary value combinations of k_1 and k_2 may follow the rows of Table 2.

[0234] [Table 1]

[0235] [Table 2]

[0236] The payload of the PBCH includes a 24-bit master information block (MIB) from the upper layer and 8-bit timing bits from the physical layer, where the 8-bit timing bits from the physical layer include the 1st through 4th LSBs of the system frame number (SFN), a half-frame indicator, and the 4th through 6th LSBs of the SSB index for frequency range 2 (FR2) or the 5th LSB of k_SSB and two reserved bits for frequency range 1 (FR1). Selected bits of the PBCH payload are scrambled by first level scrambling prior to CRC attachment, where the selected bits include the 4th and 1st LSBs of the MIB and SFN for both FR1 and FR2, and further include the 5th LSB of the k_SSB and two reserved bits for FR1.

[0237] The scrambling sequence of the first level scrambling is generated based on the cell ID as well as the 3rd and 2nd LSBs of the SFN. Another second level scrambling is applied after rate matching of the coded bits, where the scrambling sequence of the second level scrambling is generated based on the cell ID as well as the 1st and 2nd LSBs of the SSB index for L_max=4, or the 1st, 2nd and 3rd LSBs of the SSB index for L_max=8 and L_max=64.

[0238] FIG. 28a illustrates an example scrambling 2800 of PBCH for FR2 according to an embodiment of the present disclosure. The embodiment of scrambling 2800 of PBCH for FR2 illustrated in FIG. 28a is for illustration only. One or more of the components illustrated in FIG. 28a may be embodied with specialized circuitry configured to perform the functions referred to, or one or more of the components may be embodied by one or more processors executing instructions to perform the functions referred to. Other embodiments may be used without departing from the scope of the present disclosure.

[0239] FIG. 28b illustrates an example scrambling 2850 of the PBCH for FR1 according to an embodiment of the present disclosure. The embodiment of the PBCH scrambling 2850 for FR1 illustrated in FIG. 28b is for illustration only. One or more of the components illustrated in FIG. 28b may be embodied with specialized circuitry configured to perform the functions referred to, or one or more of the components may be embodied by one or more processors executing instructions to perform the functions referred to. Other embodiments may be used without departing from the scope of the present disclosure.

[0240] Examples of first and second level scrambling are shown in Figures 28a and 28b for FR2 and FR1, respectively.

[0241] In NR V2X, the sidelink synchronization signals and physical sidelink broadcast channel block (S-SSB) includes components of the sidelink primary synchronization signal, the sidelink secondary synchronization signal, and the physical sidelink broadcast channel (including DM-RS). An example of the structure of the S-SSB is shown in 2501 and 2502 of FIG. 25 for each normal cyclic prefix (NCP) and extended cyclic prefix (ECP).

[0242] This disclosure focuses on the design of scrambling for the PSBCH, including the procedure for scrambling and the generation of sequences for scrambling.

[0243] This disclosure focuses on scrambling of the PSBCH, including the procedure for scrambling; the bits applicable for scrambling; timing information for the PSBCH payload; and sequence generation for scrambling.

[0244] 29 illustrates an example scrambling procedure 2900 for PSBCH according to an embodiment of the present disclosure. The embodiment of the scrambling procedure 2900 for PSBCH illustrated in FIG. 29 is for illustration purposes only. One or more of the components illustrated in FIG. 29 may be embodied in specialized circuitry configured to perform the functions described, or one or more of the components may be embodied by one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0245] In one example, only a single level of scrambling is supported, where scrambling is performed after rate matching and no scrambling is performed before CRC attachment. An illustration of such an example procedure is shown in FIG.

[0246] In another example, only a single level of scrambling is supported, where scrambling occurs before CRC attachment and no scrambling occurs after rate matching. An illustration of such an example procedure is shown in FIG.

[0247] In yet another example, only a single level of scrambling is supported, where scrambling occurs after CRC attachment and before channel coding, and no scrambling occurs after rate matching. An illustration of such an example procedure is shown in FIG. 29 at 2903.

[0248] In yet another example, two levels of scrambling are supported, where the first level scrambling is before CRC attachment and the second level scrambling is after rate matching. An illustration of such an example procedure is shown in FIG.

[0249] In one embodiment, all bits from the previous step can be applied to the scrambling procedure as described in the examples and / or embodiments of this disclosure.

[0250] For example, as in 2901 of FIG. 29, all bits after rate matching can be applied to a scrambling procedure.

[0251] In another example, all payload bits after payload generation can be applied to a scrambling procedure, as in 2902 of FIG.

[0252] In yet another example, all bits after CRC attachment (including the CRC bits) can be applied to the scrambling procedure, as in 2903 of FIG.

[0253] In yet another example, all payload bits after payload generation can be applied to a first level scrambling procedure, as in 2904 of FIG.

[0254] In yet another example, all bits after rate matching can be applied to a second level scrambling procedure, as in 2904 of FIG.

[0255] In another embodiment, some of the bits from the previous step can be applied to a scrambling procedure as described in the examples of this disclosure.

[0256] In one example, as in 2902 of FIG. 29, a portion of the payload bits after payload generation can be applied to a scrambling procedure, and the remaining portion of the payload bits can be applied to a CRC attachment procedure without scrambling.

[0257] In another example, as shown in FIG. 29 at 2904, a portion of the payload bits after payload generation can be applied to a first level scrambling procedure, and the remaining portion of the payload bits can be applied to a CRC attachment procedure without scrambling.

[0258] In one example for scrambling a portion of bits in the PSBCH payload, the bits for the S-SSB index (eg, the MSB or LSB) are not scrambled.

[0259] In another example for a scrambled portion of bits in the PSBCH payload, the bits for the DFN are not scrambled.

[0260] FIG. 30 illustrates an exemplary QCL'd S-SSB group 3000 with a period according to an embodiment of the present disclosure. The embodiment of the QCL'd S-SSB group 3000 with a period shown in FIG. 30 is for illustration only. One or more of the components shown in FIG. 30 may be embodied with specialized circuitry configured to perform the functions referred to, or one or more of the components may be embodied with one or more processors executing instructions to perform the functions referred to. Other embodiments may be used without departing from the scope of the present disclosure.

[0261] For example, if the S-SSBs are transmitted at 80 ms intervals within a 160 ms period (e.g., two groups), for example, if the S-SSBs are QCL'd at 80 ms intervals as in 3001 of FIG. 30, the 4th LSB of the DFN is not scrambled.

[0262] In another example, if the S-SSBs are transmitted at 40 ms intervals within a 160 ms period (e.g., in groups of 4), for example, if the S-SSBs are QCL'd at 40 ms intervals as in 3002 of FIG. 30, the 3rd and 4th LSBs of the DFN are not scrambled.

[0263] In yet another example, if the S-SSBs are transmitted at 20 ms intervals within a 160 ms period (e.g., 8 groups), for example, if the S-SSBs are QCL'd at 20 ms intervals as in 3003 of FIG. 30, the second, third and fourth LSBs of the DFN are not scrambled.

[0264] In yet another example, if the S-SSBs are transmitted at 10 ms intervals within a 160 ms period (e.g., 16 groups), for example, if the S-SSBs are QCL'd at 10 ms intervals as in 3004 of FIG. 30, the first, second, third and fourth LSBs of the DFN are not scrambled.

[0265] In yet another example for the scrambled portion of bits in the PSBCH payload, the bits for the half-frame indicator are not scrambled.

[0266] For example, after S-SSB is QCL'd at 5 ms intervals, the bits for the half-frame indicator are not scrambled.

[0267] In yet another example for scrambling a portion of the bits in the PSBCH payload, the bits for the slot index within the frame are not scrambled.

[0268] In one example, if an S-SSB is QCL'd within a frame, the bits for the slot index within the frame are not scrambled, where the bits are common to the QCL'd S-SSB.

[0269] In another example for the scrambled portion of bits in the PSBCH payload, bits corresponding to the same QCL group are not scrambled.

[0270] In yet another example for the scrambled portion of bits in the PSBCH payload, combinations of the above examples and / or embodiments may be supported, for example, different combinations may be supported depending on the (pre)configuration of the transmitted S-SSB.

[0271] In one embodiment, the payload of the PSBCH includes timing related information, where the timing related information includes at least one of a DFN, a slot index within a frame, or all or a portion of an S-SSB index.

[0272] FIG. 31 illustrates an example PSBCH payload 3100 including timing related information according to an embodiment of the present disclosure. The embodiment of the PSBCH payload 3100 including timing related information illustrated in FIG. 31 is for illustration only. One or more of the components illustrated in FIG. 31 may be embodied in specialized circuitry configured to perform the functions described, or one or more of the components may be embodied by one or more processors executing instructions to perform the functions described. Other embodiments may be used without departing from the scope of the present disclosure.

[0273] An example PSBCH payload including timing related information is shown in FIG. 31, where 3101 illustrates a PSBCH payload with a 10-bit DFN, a 6-bit slot index, and a full SSB index (e.g., 6 bits); 3102 illustrates a PSBCH payload with a 10-bit DFN, a 6-bit slot index, and a partial S-SSB index (e.g., the 3 MSBs of the S-SSB index); 3103 illustrates a PSBCH payload with a 10-bit DFN and a 6-bit slot index; 3104 illustrates a PSBCH payload with a 10-bit DFN and a full SSB index (e.g., 6 bits); and 3105 illustrates a PSBCH payload with a 10-bit DFN and a partial S-SSB index (e.g., the 3 MSBs of the S-SSB index).

[0274] In one embodiment, the bit width of the slot index can vary depending on the subcarrier spacing (SCS) of the S-SSB. For example, only X LSBs of the 6 bits for the slot index are used with the remaining 6-X bits reserved or set as a default value, where X corresponds to the number of bits required to indicate the slot index for the SCS of the S-SSB. An exemplary mapping between the SCS of the S-SSB and the bit width (e.g., X) for the slot index is shown in Table 3.

[0275] [Table 3]

[0276] In one embodiment, the bit width for the S-SSB index included in the PSBCH payload can be based on the (pre)configured number of S-SSBs transmitted. For example, only the Y LSBs of the 6 bits for the S-SSB index are used with the remaining 6-Y bits reserved or configured as a default value, where Y corresponds to the number of bits required to indicate the S-SSB index within the (pre)configured number of S-SSBs transmitted. An exemplary mapping between the number of bits for the S-SSB index (e.g., Y) and the (pre)configured number of S-SSBs transmitted is shown in Table 4.

[0277] [Table 4]

[0278] In another embodiment, the bit width for the portion of the S-SSB index included in the PSBCH payload can be based on the (pre)configured number of S-SSBs transmitted. For example, assuming that a Z-bits field is used to indicate a portion of the S-SSB index (e.g., Z MSBs of the S-SSB index), only Y bits of the Z bits are used with the remaining ZY bits reserved or configured as a default value, where Y corresponds to the number of bits used to indicate the portion of the S-SSB index within the (pre)configured number of S-SSBs transmitted. An exemplary mapping between the number of bits used for the S-SSB index (e.g., Y), the bit width of the payload field (e.g., Z), and the (pre)configured number of S-SSBs transmitted is shown in Table 5.

[0279] [Table 5A] [Table 5B]

[0280] In one embodiment, the generation of the scrambling sequence for the PSBCH is based on at least a sidelink synchronization ID (eg, denoted as N_ID in this disclosure).

[0281] In one example, the generation of the scrambling sequence for the PSBCH is based solely on the sidelink synchronization ID.

[0282] In one example, the scrambling sequence of the PSBCH is generated for all slots including the S-SSB including the corresponding PSBCH, and the initial condition of the scrambling sequence is based only on the sidelink synchronization ID. For example, the sequence for generating the scrambling sequence of the PSBCH follows a PN sequence given by a QPSK modulation sequence constructed by XORing two M sequences, where one of the M sequences s_1(n) is generated by the formula g_1(x)=x^31+x^3+1 and the initial condition c_1=1, and the other M sequence s_2(n) is generated by the formula g_2(x)=x^31+x^3+x^2+x+1 and the initial condition c_2=N_ID, where N_ID is the sidelink synchronization ID. It is sufficient that the QPSK modulation sequence is given by s(n)=(1-2*((s_1(2*n+N_c)+s_1(2*n+N_c))mod 2)) / √2 +j*(1-2*((s_1(2*n+N_c+1)+s_2(2*n+N_c+1))mod 2)) / √2 with an output shift offset (e.g., denoted as N_c) that causes s(n) to be truncated to a desired scrambling sequence length. In one example, the truncated scrambling sequence length can be different for S-SSB with normal CP and extended CP.

[0283] In one example, the generation of the PSBCH scrambling sequence is based on the sidelink synchronization ID together with the additional information. In one example, if the additional information carried by the PSBCH scrambling sequence is not carried by the S-PSS, S-SSS or DM-RS of the PSBCH of the corresponding S-SSB, the additional information needs to be blindly detected by the sidelink UE.

[0284] For example, the additional information for generating the scrambling sequence for the PSBCH may be the S-SSB index or a part of the S-SSB index.

[0285] In another example, the additional information for generating the scrambling sequence for the PSBCH may be a QCL group index or an index within a QCL group.

[0286] In another example, the additional information for generating the scrambling sequence for the PSBCH may be information regarding the synchronization source (e.g., an in-coverage / out-of-coverage indicator, and / or the type of synchronization source, and / or priority information for the synchronization source).

[0287] In one example method for generating the scrambling sequence, the sequence is generated by a PN sequence given by a QPSK modulation sequence constructed by the XOR of two M sequences, where the generation of the PN sequence is based only on a sidelink synchronization ID (e.g., in an initial condition), and the generated PN sequence is truncated into a number of non-overlapping segments, where each segment corresponds to one of the additional information carried by the scrambling sequence. In one example, the length of the truncated segments of the scrambling sequence can be different for S-SSB with normal CP and extended CP.

[0288] In one example, the additional information may be an S-SSB index within a (pre)set number of transmitted S-SSBs (e.g., indicating that the number of transmitted S-SSBs is N_SSB), and the generated PN sequence is truncated with N_SSB number of non-overlapping segments such that i segments within correspond to i*M to (i+1)*M-1 sequence indices of the generated PN sequence, where i is the S-SSB index such that i=i_SSB and 0≦i≦N_SSB-1, and M is the length of each segment, which may be different, for example, for S-SSBs with normal CP and extended CP.

[0289] In another example, the additional information may be an S-SSB index or the LSBs of the S-SSB index (e.g., up to K LSBs) within a (pre)configured number of transmitted S-SSBs (e.g., indicating that the number of transmitted S-SSBs is N_SSB), and the generated PN sequence is truncated in non-overlapping segments such that i segments in correspond to i*M to (i+1)*M-1 sequence indices of the generated PN sequence, where i is the S-SSB index if N_SSB<2^K or i is the K LSBs of the S-SSB index if N_SSB≧2^K, K is a predefined integer (e.g., K=3), and M is the length of the respective segment, which may be different, for example, for S-SSBs with normal CP and extended CP.

[0290] In yet another example, the additional information may be an S-SSB index or MSBs of the S-SSB index (e.g., up to K MSBs) within a (pre)configured number of transmitted S-SSBs (e.g., indicating that the number of transmitted S-SSBs is N_SSB), and the generated PN sequence is truncated in non-overlapping segments such that i segments in correspond to (i-1)*M to i*M-1 sequence indices of the generated PN sequence, where i is the S-SSB index if N_SSB<2^K or i is the K MSBs of the S-SSB index if N_SSB≧2^K, K is a predefined integer (e.g., K=3), and M is the length of each segment, which may be different, for example, for S-SSBs with normal CP and extended CP.

[0291] In yet another example, the additional information may be part of the DFN, and the generated PN sequence is truncated in non-overlapping segments such that the i-th segment corresponds to sequence index i*M to (i+1)*M-1 of the generated PN sequence, where i has a one-to-one mapping to a portion of the DFN, and M is the length of each segment, which may be different, for example, for S-SSB with normal CP and extended CP.

[0292] In yet another example, the additional information may be a portion of a slot index within a frame, and the generated PN sequence is truncated in non-overlapping segments such that i segments in correspond to i*M to (i+1)*M-1 sequence indices of the generated PN sequence, where i has a one-to-one mapping to a portion of the slot index within the frame, and M is the length of each segment, which may be different, for example, for S-SSB with normal CP and extended CP.

[0293] In yet another example, the additional information may be QCL information (e.g., a QCL group index or an index within a QCL group), and the generated PN sequence is truncated in non-overlapping segments such that i segments in correspond to i*M to (i+1)*M-1 sequence indices of the generated PN sequence, where i has a one-to-one mapping to the QCL information (e.g., a QCL group index or an index within a QCL group), and M is the length of each segment, which may be different, for example, for S-SSB with normal CP and extended CP.

[0294] In yet another example, the additional information may be information about the synchronization source (e.g., in-coverage / out-of-coverage indicator, and / or type of synchronization source, and / or priority information of the synchronization source), and the generated PN sequence is truncated in non-overlapping segments such that i segments in correspond to i*M to (i+1)*M-1 sequence indices of the generated PN sequence, where i has a one-to-one mapping to information about the synchronization source (e.g., in-coverage / out-of-coverage indicator, and / or type of synchronization source, and / or priority information of the synchronization source), and M is the length of each segment, which may be different, for example, for S-SSB with normal CP and extended CP.

[0295] In one example of a method for generating a scrambling sequence, the sequence is generated by a PN sequence given by a QPSK modulation sequence constructed by XORing two M sequences, where the generation of the PN sequence is based on the sidelink synchronization ID and additional information, where the initial condition of one of the M sequences includes both the sidelink synchronization ID and additional information.

[0296] In another example of a method for generating a scrambling sequence, the sequence is generated by a PN sequence given by a QPSK modulation sequence constructed by the XOR of two M sequences, where the generation of the PN sequence is based only on the sidelink synchronization ID (e.g., in the initial condition), and the generated PN sequence is cyclically shifted, where the cyclic shift is based on additional information carried by the scrambling sequence.

[0297] In yet another example of a method for generating a scrambling sequence, the sequence is generated by a PN sequence given by a QPSK modulation sequence constructed by the XOR of two M sequences, where the generation of the PN sequence is based only on the sidelink synchronization ID (e.g., in the initial condition), and the generated PN sequence is subjected to phase rotation, where the phase rotation is based on additional information carried by the scrambling sequence.

[0298] FIG. 32 illustrates a flow chart of a window size adaptation method 3200 according to an embodiment of the present disclosure, as may be performed by a user equipment (UE) (e.g., 111-116 as shown in FIG. 1). The embodiment of the method 3200 illustrated in FIG. 32 is for illustration only. One or more of the components illustrated in FIG. 32 may be embodied with specialized circuitry configured to perform the functions referred to, or one or more of the components may be embodied by one or more processors executing instructions to perform the functions referred to. Other embodiments may be used without departing from the scope of the present disclosure.

[0299] As shown in Figure 32, the method 3200 begins at step 3202. In step 3202, the UE receives a set of higher layer parameters including configuration information for a sidelink synchronization signal and a physical sidelink broadcast channel (S-SS / PSBCH) block.

[0300] In one embodiment, the configuration information for the S-SS / PSBCH block further includes a frequency location of the S-SS / PSBCH block, where the frequency location of the S-SS / PSBCH block corresponds to a subcarrier having index 66 in the S-SS / PSBCH block.

[0301] In one embodiment, the configuration information for the S-SS / PSBCH block further includes information for a SL sidelink bandwidth part (BWP), and the information for the SL BWP includes the numerology of the SL BWP and the bandwidth of the SL BWP.

[0302] Next, in step 3204, the UE determines the number of transmitted S-SS / PSBCH blocks (N SSB ), the offset (O SSB ) and the spacing (D SSB ) to determine

[0303] Finally, in step 3206, the UE determines a set of slots including S-SS / PSBCH blocks transmitted within a time period for transmission of the S-SS / PSBCH block, where the index of the slot within the set of slots is O SSB +I SSB *D SSB is determined based on, where I SSB is 0≦I SSB ≦N SSB is the index of the S-SS / PSBCH block with -1.

[0304] In one embodiment, the UE determines the size of the S-SS / PBCH block as the size of the SL BWP and determines the bandwidth of the S-SS / PBCH block as part of the bandwidth of the SL BWP.

[0305] In one embodiment, the UE determines that the subcarrier with index 0 in the S-SS / PBCH block is aligned with the subcarrier with index 0 in a resource block (RB) of the SL BWP.

[0306] In one embodiment, the UE determines the scrambling sequence to be applied to the number of bits to be transmitted on the PSBCH.

[0307] In one embodiment, the UE init =N ID , where N ID is the sidelink synchronization identification (SS-ID).

[0308] In one embodiment, the UE determines a sequence for generating a demodulation reference signal (DM-RS) for the PSBCH.

[0309] In one embodiment, the UE init =N ID Initialize a generation formula for generating a DM-RS with N ID is the SS-ID.

[0310] In one embodiment, the UE determines a length-127 sequence for a sidelink primary synchronization signal (S-PSS) from subcarriers with indices 2 to 128 in the symbols mapped to the S-PSS, determines a length-127 sequence for a sidelink secondary synchronization signal (S-SSS) from subcarriers with indices 2 to 128 in the symbols mapped to the S-SSS, determines subcarriers with indices 0, 1, 129, 130, and 131 in the symbols mapped to the S-PSS as 0, and determines subcarriers with indices 0, 1, 129, 130, and 131 in the symbols mapped to the S-SSS as 0.

[0311] Although the present invention has been described in exemplary embodiments, various changes and modifications may be suggested to those skilled in the art, and the present invention is intended to include such changes and modifications that fall within the scope of the appended claims.

[0312] No description in this application should be read as indicating any particular element, step, or function as a required element to be included in the claims. The scope of patented subject matter is defined only by the claims. [Explanation of symbols]

[0313] 100 Wireless Network 101, 102, 103 gNB 111-116 UE 120, 125 coverage area 130 Network 205a-205n antenna 210a-210n RF Transceiver 215 Transmit (TX) processing circuit 220 Receive (RX) processing circuit 225 Control Unit / Processor 230 Memory 235 Backhaul or Network Interface 305 Antenna 310 Radio frequency (RF) transceivers 315 TX processing circuit 320 Microphone 325 Receiver (RX) Processing Circuit 330 Speaker 340 Control Unit / Processor 345 Input / output (I / O) interface (IF) 350 Touchscreen 355 Display 360 Memory 361 OS (operating system) 362 Applications

Claims

1. A method performed by a first terminal, comprising: identifying time domain configuration information for a sidelink synchronization signal and physical sidelink broadcast channel (S-SS / PSBCH) block and frequency location information associated with a location of the S-SS / PSBCH block in the frequency domain; Based on the time domain configuration information, the number of S-SS / PSBCH blocks in a period (N SSB ), a slot offset from the start of the period to the first S-SS / PSBCH block in the period (O SSB ), and the slot spacing between adjacent S-SS / PSBCH blocks within that period (D SSB ) identifying In the step of identifying a slot including the S-SS / PSBCH block within the period, an index of the slot is O SSB , I SSB and D. SSB is determined based on I SSB is 0≦I SSB ≦N SSB identifying the slot, the index of the S-SS / PSBCH block within the period having a value of -1; transmitting the S-SS / PSBCH block in the slot to a second terminal; a location of a subcarrier having index 66 in the S-SS / PSBCH block is identified based on the frequency location information; A subcarrier having index 0 in the S-SS / PSBCH block is aligned with a subcarrier having index 0 in a sidelink bandwidth portion (SL BWP).

2. The S-SS / PSBCH block includes a sidelink primary synchronization signal (S-PSS), a sidelink secondary synchronization signal (S-SSS), a PSBCH, and a demodulation reference signal (DMRS) for the PSBCH; The S-SS / PSBCH block consists of 132 consecutive subcarriers, Each element in the S-PSS sequence of length 127 is mapped to a resource element (RE) having subcarrier index 2 to 128 of a first orthogonal frequency division multiplexing (OFDM) symbol in the S-SS / PSBCH block; each element of the S-SSS sequence of length 127 is mapped to REs having subcarrier indices 2 to 128 of a second OFDM symbol in the S-SS / PSBCH block; The remaining REs of the S-SS / PSBCH block for the first OFDM symbol and the second OFDM symbol are set to 0; The method of claim 1 , wherein the RE for the DMRS is allocated every fourth subcarrier in the third OFDM symbol for the PSBCH.

3. A method performed by a second terminal, comprising: identifying time domain configuration information for a sidelink synchronization signal and physical sidelink broadcast channel (S-SS / PSBCH) block and frequency location information associated with a location of the S-SS / PSBCH block in the frequency domain; Based on the time domain configuration information, the number of S-SS / PSBCH blocks in a period (N SSB ), a slot offset from the start of the period to the first S-SS / PSBCH block within the period (O SSB ), and the slot spacing between adjacent S-SS / PSBCH blocks within that period (D SSB ) identifying In the step of identifying a slot including the S-SS / PSBCH block within the period, an index of the slot is O SSB , I SSB and D. SSB is determined based on I SSB is 0≦I SSB ≦N SSB identifying the slot, the index of the S-SS / PSBCH block within the period having a value of -1; receiving the S-SS / PSBCH block in the slot from a first terminal; a location of a subcarrier having index 66 in the S-SS / PSBCH block is identified based on the frequency location information; A subcarrier having index 0 in the S-SS / PSBCH block is aligned with a subcarrier having index 0 in a sidelink bandwidth portion (SL BWP).

4. The S-SS / PSBCH block includes a sidelink primary synchronization signal (S-PSS), a sidelink secondary synchronization signal (S-SSS), a PSBCH, and a demodulation reference signal (DMRS) for the PSBCH; The S-SS / PSBCH block consists of 132 consecutive subcarriers, Each element in the S-PSS sequence of length 127 is mapped to a resource element (RE) having subcarrier index 2 to 128 of a first orthogonal frequency division multiplexing (OFDM) symbol in the S-SS / PSBCH block; each element of the S-SSS sequence of length 127 is mapped to REs having subcarrier indices 2 to 128 of a second OFDM symbol in the S-SS / PSBCH block; The remaining REs of the S-SS / PSBCH block for the first OFDM symbol and the second OFDM symbol are set to 0; The method of claim 3 , wherein the RE for the DMRS is allocated every fourth subcarrier in the third OFDM symbol for the PSBCH.

5. A first terminal, a transceiver configured to transmit and receive signals; A controller coupled to the transceiver, the controller comprising: Identifying time domain configuration information for a sidelink synchronization signal and physical sidelink broadcast channel (S-SS / PSBCH) block and frequency location information associated with the location of the S-SS / PSBCH block in the frequency domain; Based on the time domain configuration information, the number of S-SS / PSBCH blocks in a period (N SSB ), a slot offset from the start of the period to the first S-SS / PSBCH block within the period (O SSB ), and the slot spacing between adjacent S-SS / PSBCH blocks within that period (D SSB ) and In the step of identifying a slot including the S-SS / PSBCH block within the period, an index of the slot is O SSB , I SSB and D. SSB is determined based on I SSB is 0≦I SSB ≦N SSB Identifying the slot, which is the index of the S-SS / PSBCH block within the period having a value of −1; configured to transmit the S-SS / PSBCH block in the slot to a second terminal; a location of a subcarrier having index 66 in the S-SS / PSBCH block is identified based on the frequency location information; A subcarrier having index 0 in the S-SS / PSBCH block is aligned with a subcarrier having index 0 in a sidelink bandwidth portion (SL BWP), a first terminal.

6. The S-SS / PSBCH block includes a sidelink primary synchronization signal (S-PSS), a sidelink secondary synchronization signal (S-SSS), a PSBCH, and a demodulation reference signal (DMRS) for the PSBCH; The S-SS / PSBCH block consists of 132 consecutive subcarriers, Each element in the S-PSS sequence of length 127 is mapped to a resource element (RE) having subcarrier index 2 to 128 of a first orthogonal frequency division multiplexing (OFDM) symbol in the S-SS / PSBCH block; each element of the S-SSS sequence of length 127 is mapped to REs having subcarrier indices 2 to 128 of a second OFDM symbol in the S-SS / PSBCH block; The remaining REs of the S-SS / PSBCH block for the first OFDM symbol and the second OFDM symbol are set to 0; The first terminal of claim 5 , wherein the RE for the DMRS is allocated for every four subcarriers in the third OFDM symbol for the PSBCH.

7. A second terminal, a transceiver configured to transmit and receive signals; A controller coupled to the transceiver, the controller comprising: Identifying time domain configuration information for a sidelink synchronization signal and physical sidelink broadcast channel (S-SS / PSBCH) block and frequency location information associated with the location of the S-SS / PSBCH block in the frequency domain; Based on the time domain configuration information, the number of S-SS / PSBCH blocks in a period (N SSB ), a slot offset from the start of the period to the first S-SS / PSBCH block within the period (O SSB ), and the slot spacing between adjacent S-SS / PSBCH blocks within that period (D SSB ) and In the step of identifying a slot including the S-SS / PSBCH block within the period, an index of the slot is O SSB , I SSB and D. SSB is determined based on I SSB is 0≦I SSB ≦N SSB Identifying the slot, which is the index of the S-SS / PSBCH block within the period having a value of −1; configured to receive the S-SS / PSBCH block in the slot from a first terminal; a location of a subcarrier having index 66 in the S-SS / PSBCH block is identified based on the frequency location information; A subcarrier having index 0 in the S-SS / PSBCH block is aligned with a subcarrier having index 0 in a sidelink bandwidth portion (SL BWP).

8. The S-SS / PSBCH block includes a sidelink primary synchronization signal (S-PSS), a sidelink secondary synchronization signal (S-SSS), a PSBCH, and a demodulation reference signal (DMRS) for the PSBCH; The S-SS / PSBCH block consists of 132 consecutive subcarriers, Each element in the S-PSS sequence of length 127 is mapped to a resource element (RE) having subcarrier index 2 to 128 of a first orthogonal frequency division multiplexing (OFDM) symbol in the S-SS / PSBCH block; each element of the S-SSS sequence of length 127 is mapped to REs having subcarrier indices 2 to 128 of a second OFDM symbol in the S-SS / PSBCH block; The remaining REs of the S-SS / PSBCH block for the first OFDM symbol and the second OFDM symbol are set to 0; The second terminal of claim 7 , wherein the RE for the DMRS is allocated for every four subcarriers of the third OFDM symbol for the PSBCH.