Image Sensing Device
The image sensing device integrates half-shaded and normal pixels to support phase detection autofocus and high dynamic range imaging, improving accuracy and range through dual functionality.
Patent Information
- Application Number
- JP2021149871
- Authority / Receiving Office
- JP · JP
- Patent Type
- Patents
- Current Assignee / Owner
- Priority Date
- 2020-11-04
- Filing Date
- 2021-09-15
- Publication Date
- 2025-12-11
- Estimated Expiration
- 2041-09-15
AI Technical Summary
Existing image sensing devices struggle to simultaneously support phase detection auto focus and high dynamic range capabilities effectively.
The image sensing device incorporates a pixel array with half-shaded and normal pixels, utilizing phase information during one interval and dynamic range information during another, allowing for phase detection autofocus and high dynamic range imaging.
This configuration improves the accuracy of phase detection autofocus and enables high dynamic range imaging by effectively utilizing pixels for both functions, enhancing imaging capabilities.
Smart Images

Figure 0007784258000001 
Figure 0007784258000002 
Figure 0007784258000003
Abstract
Description
[Technical Field]
[0001] The present invention relates to semiconductor design technology, and more particularly to image sensing devices. [Background technology]
[0002] An image sensing device is a device that captures images using the properties of semiconductors that react to light. Image sensing devices can be broadly divided into image sensing devices that use a CCD (Charge Coupled Device) and image sensing devices that use a CMOS (Complementary Metal Oxide Semiconductor). In recent years, image sensing devices that use CMOS have become increasingly popular due to their advantage of being able to directly implement analog and digital control circuits on a single integrated circuit (IC). Summary of the Invention [Problem to be solved by the invention]
[0003] SUMMARY OF THE INVENTION An embodiment of the present invention provides an image sensing device that supports phase detection auto focus and high dynamic range capabilities. [Means for solving the problem]
[0004] According to one aspect of the present invention, an image sensing device may include a first pixel group including at least one first half-shaded pixel and at least one first normal pixel, and an image processor that uses a first pixel signal generated from the first half-shaded pixel as phase information during a first interval, and uses the first pixel signal generated from the first half-shaded pixel as dynamic range information during a second interval.
[0005] The image processor can calculate the depth of the object based on the phase information of the first pixel signal generated during the first period, the image processor can generate a high-light image based on the dynamic range information of the first pixel signal generated during the second period, and the image processor can generate a low-light image based on the pixel signal generated from the first normal pixel during the second period.
[0006] The image sensing device may further include a second pixel group including at least one second half-shaded pixel and at least one second normal pixel, and the image processor may use a second pixel signal generated from the second half-shaded pixel as the dynamic range information during the second interval.
[0007] The first half-shading pixel may have a green color filter, and the second half-shading pixel may have a red color filter or a blue color filter.
[0008] According to another aspect of the present invention, an image sensing device may include a first pixel group including one first half-shaded pixel and three first normal pixels, and an image processor that uses a first pixel signal generated from the first half-shaded pixel as phase information during a first interval and uses a first pixel signal generated from the first half-shaded pixel as dynamic range information during a second interval.
[0009] The image processor can calculate the depth of the object based on the phase information of the first pixel signal generated during the first period, the image processor can generate a high-light image based on the dynamic range information of the first pixel signal generated during the second period, and the image processor can generate a low-light image based on the pixel signal generated from the first normal pixel during the second period.
[0010] The image sensing device may further include a second pixel group including one second half-shaded pixel and three second normal pixels, and the image processor may use a second pixel signal generated from the second half-shaded pixel as the dynamic range information during the second interval.
[0011] The first half-shading pixel may have a green color filter, and the second half-shading pixel may have a red color filter or a blue color filter.
[0012] The first period may include a period during which the image sensing device performs a phase detection autofocus function, and the second period may include a period during which the image sensing device captures an image.
[0013] According to yet another aspect of the present invention, an image sensing device may include a first pixel group including two first half-shaded pixels and two first normal pixels, and an image processor that uses first pixel signals generated from the first half-shaded pixels as phase information during a first interval and uses first pixel signals generated from the first half-shaded pixels as dynamic range information during a second interval.
[0014] The image processor can calculate the depth of the object based on the phase information of the first pixel signal generated during the first period, the image processor can generate a high-light image based on dynamic range information of the first pixel signal generated during the second period, and the image processor can generate a low-light image based on the pixel signal generated from the first normal pixel during the second period.
[0015] The image sensing device may further include a second pixel group including two second half-shaded pixels and two second normal pixels, and the image processor may use a second pixel signal generated from the second half-shaded pixels as the dynamic range information during the second interval.
[0016] The first half-shading pixels may each have a green color filter, and the second half-shading pixels may each have a red color filter or a blue color filter.
[0017] The first period may include a period during which the image sensing device performs a phase detection autofocus function, and the second period may include a period during which the image sensing device captures an image.
[0018] According to yet another aspect of the present invention, a method for operating an image sensing device including at least one half-shading pixel and at least one normal pixel may include the steps of generating a half-shading pixel signal corresponding to an exposure time (integration time) through the half-shading pixel and generating a normal pixel signal corresponding to the exposure time through the normal pixel, generating a high-illumination image based on the half-shading pixel signal and generating a low-illumination image based on the normal pixel signal, and generating a high dynamic range image based on the high-illumination image and the low-illumination image. [Effects of the Invention]
[0019] The present invention has the advantage that pixels associated with the phase detection autofocus function can be arranged throughout the entire image, and the pixels can also be used for the high dynamic range function, thereby improving the accuracy of the phase detection autofocus function while also obtaining a high dynamic range image. [Brief explanation of the drawings]
[0020] [Figure 1] 1 is a block diagram illustrating the configuration of an image sensing device according to a first embodiment of the present invention. [Figure 2] FIG. 2 is a diagram showing an example of the pixel array shown in FIG. [Figure 3] 3 is a circuit diagram showing an example of a unit pixel circuit shown in FIG. 2. FIG. [Figure 4] 3 is a circuit diagram showing another example of the unit pixel circuit shown in FIG. 2. FIG. [Figure 5] FIG. 10 is a block diagram illustrating the configuration of an image sensing device according to a second embodiment of the present invention. [Figure 6] FIG. 6 is a diagram showing an example of the pixel array shown in FIG. 5. [Figure 7] FIG. 7 is a circuit diagram showing an example of a unit pixel circuit shown in FIG. 6. [Figure 8]7 is a circuit diagram showing another example of the unit pixel circuit shown in FIG. 6. FIG. DETAILED DESCRIPTION OF THE INVENTION
[0021] DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings so that those skilled in the art can easily carry out the technical concept of the present invention.
[0022] Throughout this specification, when a part is described as being "connected" to another part, this includes not only when the part is "directly connected" to another part, but also when the part is "electrically connected" to another part via another element therebetween. Furthermore, when a part is described as "including" or "comprising" a certain component, this does not mean that the part can further include or comprise other components, unless otherwise specified to the contrary. Furthermore, throughout this specification, even if some components are described as singular, it will be understood that the present invention is not limited to this, and that the component may consist of a plurality of components.
[0023] FIG. 1 is a block diagram showing an image sensing device according to a first embodiment of the present invention.
[0024] As shown in FIG. 1, the image sensing device 100 may include a row controller 110, a pixel array 120, a signal converter 130, and an image processor 140.
[0025] The row controller 110 can generate a plurality of row control signals CTRLs for row-by-row control of the pixel array 120. For example, the row controller 110 can generate a first row control signal for controlling pixels arranged in a first row of the pixel array 120 during a first unit row time, and can generate an nth row control signal for controlling pixels arranged in an nth row of the pixel array 120 during an nth unit row time (where “n” is a natural number greater than 2).
[0026] The pixel array 120 may include pixels arranged at the intersections of a plurality of rows and a plurality of columns. For example, the pixels may be arranged in a quad pattern (see FIG. 2). The pixels may output a plurality of pixel signals VPXs to the signal converter 130 on a row-by-row basis under the control of the row controller 110. For example, the pixels arranged in the first row may generate the pixel signal VPXs during the first row line time based on the first row control signal, and the pixels arranged in the nth row may generate the pixel signal VPXs during the nth row line time based on the nth row control signal.
[0027] The signal converter 130 can generate image signals DPXs corresponding to the pixel signals VPXs. For example, the signal converter 130 can include an analog to digital converter (ADC).
[0028] Based on the image signal DPXs, the image processor 140 can process phase information associated with a phase detection autofocus function during a first interval, and can process dynamic range information associated with a high dynamic range function during a second interval.
[0029] FIG. 2 is a block diagram showing an example of the pixel array 120 shown in FIG.
[0030] 2, the pixel array 120 may include a plurality of pixels arranged in a quad pattern. The quad pattern refers to a pattern in which pixels having color filters of the same color are arranged in a 2x2 unit. Hereinafter, the 2x2 unit pixel arrangement will be referred to as a unit pixel circuit.
[0031] The unit pixel circuit includes first to fourth pixels, one of which may be a half-shielding pixel having a half-shielding film, and the remaining three pixels may be normal pixels. The half-shielding film may have one of a left light-shielding pattern S1, a right light-shielding pattern S2, a top light-shielding pattern S3, and a bottom light-shielding pattern S4. The left light-shielding pattern S1, the right light-shielding pattern S2, the top light-shielding pattern S3, and the bottom light-shielding pattern S4 do not necessarily have to be formed in the shape shown in FIG. 2 and may be variously modified according to design.
[0032] FIG. 3 shows a circuit diagram illustrating an example of any one of the unit pixel circuits shown in FIG.
[0033] As shown in FIG. 3, the unit pixel circuit may include first to fourth photodiodes PD1, PD2, PD3, and PD4, first to fourth transfer elements MT1, MT2, MT3, and MT4, a first floating diffusion node FD1, a first reset element MR1, a first drive element MD1, and a first selection element MS1.
[0034] The unit pixel circuit may have a structure in which the first to fourth photodiodes PD1, PD2, PD3, and PD4 share a first floating diffusion node FD1, a first reset element MR1, a first driving element MD1, and a first selection element MS1.
[0035] The first photodiode PD1 may be connected between a low voltage end (e.g., a ground voltage end) and a first transfer element MT1. The second photodiode PD2 may be connected between the low voltage end and the second transfer element MT2. The third photodiode PD3 may be connected between the low voltage end and the third transfer element MT3. The fourth photodiode PD4 may be connected between the low voltage end and the fourth transfer element MT4. The first photodiode PD1 may be associated with the half-shaded pixel, and the second through fourth photodiodes PD2, PD3, and PD4 may be associated with the normal pixels, respectively.
[0036] The first transfer element MT1 may be connected between the first photodiode PD1 and the first floating diffusion node FD1. The first transfer element MT1 may selectively connect the first photodiode PD1 and the first floating diffusion node FD1 based on a first transfer control signal TX1. The second transfer element MT2 may be connected between the second photodiode PD2 and the first floating diffusion node FD1. The second transfer element MT2 may selectively connect the second photodiode PD2 and the first floating diffusion node FD1 based on a second transfer control signal TX2. The third transfer element MT3 may be connected between the third photodiode PD3 and the first floating diffusion node FD1. The third transfer element MT3 may selectively connect the third photodiode PD3 and the first floating diffusion node FD1 based on a third transfer control signal TX3. The fourth transfer element MT4 may be connected between the fourth photodiode PD4 and the first floating diffusion node FD1. The fourth transfer element MT4 can selectively connect the fourth photodiode PD4 and the first floating diffusion node FD1 based on a fourth transfer control signal TX14. For example, among the first through fourth transfer control signals TX1, TX2, TX3, and TX4, only the first transfer control signal TX1 can be activated during the first period, and the second through fourth transfer control signals TX2, TX3, and TX4 can be simultaneously activated during the second period.
[0037] Although not shown in the drawings, a first parasitic capacitor may be connected to the first floating diffusion node FD1, and the first parasitic capacitor may store charges generated from the first through fourth photodiodes PD1, PD2, PD3, and PD4.
[0038] The first reset element MR1 can be connected between a high voltage end (e.g., a power supply voltage end) AVDD and a first floating diffusion node FD1, and can selectively connect the high voltage end and the first floating diffusion node FD1 based on a first reset control signal RX1.
[0039] The first driving element MD1 can be connected between the high voltage end and the first selection element MS1, and can drive the pixel signal VPX based on the voltage applied to the first floating diffusion node FD1.
[0040] The first selection element MS1 can be connected between the first driving element MD1 and the first column line COL1, and can output the pixel signal VPX to the first column line COL1 based on the first selection control signal SX1.
[0041] The first to fourth transmission control signals TX1 to TX4, the first reset control signal RX1, and the first selection control signal SX1 may be included in the above-mentioned row control signal CTRLs.
[0042] FIG. 4 shows a circuit diagram illustrating another example of any one of the unit pixel circuits shown in FIG.
[0043] As shown in FIG. 4, the unit pixel circuit may include first to fourth photodiodes PD1, PD2, PD3, and PD4, first to fourth transfer elements MT1, MT2, MT3, and MT4, a first floating diffusion node FD1, a first storage element MG1, a first reset element MR1, a first drive element MD1, and a first selection element MS1.
[0044] Here, the first to fourth photodiodes PD1, PD2, PD3, PD4, the first to fourth transfer elements MT1, MT2, MT3, MT4, the first floating diffusion node FD1, the first reset element MR1, the first drive element MD1, and the first selection element MS1 are the same as those in FIG. 3, so their description will be omitted and only the first storage element MG1 will be described below.
[0045] The first storage element MG1 may be selectively connected to the first floating diffusion node FD1 based on the first gain change signal VG1. For example, the first storage element MG1 may be selectively connected to the first floating diffusion node FD1 when the high dynamic range function is performed. More specifically, the first storage element MG1 may be disconnected from the first floating diffusion node FD1 during a first section of the second period in which a high-intensity image is generated, and may be connected to the first floating diffusion node FD1 during a second section of the second period in which a low-intensity image is generated. For example, the first storage element MG1 may receive the first gain change signal VG1 as its gate terminal, and have its source and drain connected between the first floating diffusion node FD1 and a floating node.
[0046] Hereinafter, the operation of the image sensing device 100 according to the first embodiment of the present invention having the above-described configuration will be described.
[0047] First, the operation of the image sensing device 100 with the phase detection autofocus function will be described.
[0048] During the first period, the pixel array 120 generates pixel signals VPXs corresponding to the depth of the object under the control of the row controller 110, and the signal converter 130 generates image signals DPXs corresponding to the pixel signals VPXs. The image processor 140 calculates the depth of the object based on a portion of the image signals DPXs. The portion of the image signals may correspond to pixel signals generated from the half-shading pixels among the pixels included in the pixel array 120. In particular, considering the computational load (i.e., processing load) of the image processor 140, pixel signals generated from some of the half-shading pixels may be used as the portion of the image signals. For example, the portion of the half-shading pixels may be half-shading pixels having a green color filter. The half-shading pixels having the green color filter have better sensitivity and resolution than half-shading pixels having a red or blue color filter, so it may be advantageous to use the half-shading pixels having the green color filter.
[0049] Next, the operation of the image sensing device 100 with the high dynamic range function will be described.
[0050] During the second period, the pixel array 120 generates a pixel signal VPXs corresponding to the captured image under the control of the row controller 110, and the signal converter 130 generates an image signal DPXs corresponding to the pixel signal VPXs. The image processor 140 can generate a high-illumination image based on a first image signal among the image signals DPXs and a low-illumination image based on the remaining second image signals. For example, the first image signal may correspond to a pixel signal generated from a first half-shading pixel among the pixels included in each of the unit pixel circuits, and the second image signal may correspond to a pixel signal generated and combined from first through third normal pixels among the pixels included in each of the unit pixel circuits. In particular, the half-shading pixel and the normal pixel are controlled to have the same exposure time. Since the half-shading pixel transmits half the amount of light compared to the normal pixel, motion artifacts can be suppressed. The image processor 140 can generate a high dynamic range image based on the high illumination image and the low illumination image. Furthermore, if the unit pixel circuit includes a first storage element MG1, the maximum output range of the second image signal corresponding to the low illumination image can be increased.
[0051] FIG. 5 is a block diagram showing an image sensing device according to a second embodiment of the present invention.
[0052] As shown in FIG. 5, the image sensing device 200 may include a row controller 210, a pixel array 220, a signal converter 230, and an image processor 240.
[0053] The row controller 210 can generate a plurality of row control signals CTRLs for row-by-row control of the pixel array 220. For example, the row controller 210 can generate a first row control signal for controlling pixels arranged in a first row of the pixel array 220 during a first unit row time, and can generate an nth row control signal for controlling pixels arranged in an nth row of the pixel array 220 during an nth unit row time (where “n” is a natural number greater than 2).
[0054] The pixel array 220 may include pixels arranged at the intersections of a plurality of rows and a plurality of columns. For example, the pixels may be arranged in a quad pattern (see FIG. 6). The pixels may output a plurality of pixel signals VPXs to the signal converter 230 row by row under the control of the row controller 210. For example, the pixels arranged in the first row may generate the pixel signal VPXs during the first row line time based on the first row control signal, and the pixels arranged in the nth row may generate the pixel signal VPXs during the nth row line time based on the nth row control signal.
[0055] The signal converter 230 can generate image signals DPXs corresponding to the pixel signals VPXs. For example, the signal converter 230 can include an analog to digital converter (ADC).
[0056] Based on the image signal DPXs, the image processor 240 can process phase information associated with a phase detection autofocus function during a first interval, and can process images associated with a high dynamic range function during a second interval.
[0057] FIG. 6 shows a block diagram illustrating an example of the pixel array 220 shown in FIG.
[0058] 6, the pixel array 220 may include a plurality of pixels arranged in a quad pattern. The quad pattern refers to a pattern in which pixels having color filters of the same color are arranged in a 2x2 unit. Hereinafter, the 2x2 unit pixel arrangement will be referred to as a unit pixel circuit.
[0059] The unit pixel circuit includes first through fourth pixels, two of which may be half-shielding pixels having a half-shielding film, and the remaining two may be normal pixels. The half-shielding film may have one of a left light-shielding pattern S1, a right light-shielding pattern S2, a top light-shielding pattern S3, and a bottom light-shielding pattern S4. The left light-shielding pattern S1, the right light-shielding pattern S2, the top light-shielding pattern S3, and the bottom light-shielding pattern S4 do not necessarily have to be formed in the form shown in FIG. 6 and may be variously modified according to design.
[0060] FIG. 7 shows a circuit diagram illustrating an example of any one of the unit pixel circuits shown in FIG.
[0061] As shown in FIG. 7, the unit pixel circuit may include first to fourth photodiodes PD1, PD2, PD3, and PD4, first to fourth transfer elements MT1, MT2, MT3, and MT4, a first floating diffusion node FD1, a first reset element MR1, a first drive element MD1, and a first selection element MS1.
[0062] The unit pixel circuit may have a structure in which the first to fourth photodiodes PD1, PD2, PD3, and PD4 share a first floating diffusion node FD1, a first reset element MR1, a first driving element MD1, and a first selection element MS1.
[0063] The first photodiode PD1 may be connected between a low voltage end (e.g., a ground voltage end) and a first transfer element MT1. The second photodiode PD2 may be connected between the low voltage end and a second transfer element MT2. The third photodiode PD3 may be connected between the low voltage end and a third transfer element MT3. The fourth photodiode PD4 may be connected between the low voltage end and a fourth transfer element MT4. The first and second photodiodes PD1 and PD2 may be associated with the half-shaded pixel, and the third and fourth photodiodes PD3 and PD4 may be associated with the normal pixel.
[0064] The first transfer element MT1 may be connected between the first photodiode PD1 and the first floating diffusion node FD1. The first transfer element MT1 may selectively connect the first photodiode PD1 and the first floating diffusion node FD1 based on a first transfer control signal TX1. The second transfer element MT2 may be connected between the second photodiode PD2 and the first floating diffusion node FD1. The second transfer element MT2 may selectively connect the second photodiode PD2 and the first floating diffusion node FD1 based on a second transfer control signal TX2. The third transfer element MT3 may be connected between the third photodiode PD3 and the first floating diffusion node FD1. The third transfer element MT3 may selectively connect the third photodiode PD3 and the first floating diffusion node FD1 based on a third transfer control signal TX3. The fourth transfer element MT4 may be connected between the fourth photodiode PD4 and the first floating diffusion node FD1. The fourth transfer element MT4 may selectively connect the fourth photodiode PD4 and the first floating diffusion node FD1 based on a fourth transfer control signal TX14. For example, among the first to fourth transfer control signals TX1, TX2, TX3, and TX4, only the first and second transfer control signals TX1 may be sequentially activated during the first period, and the first and second transfer control signals TX1 and TX2 may be simultaneously activated, and the third and fourth transfer control signals TX3 and TX4 may be simultaneously activated during the second period.
[0065] Although not shown in the drawings, a first parasitic capacitor may be connected to the first floating diffusion node FD1, and the first parasitic capacitor may store charges generated from the first through fourth photodiodes PD1, PD2, PD3, and PD4.
[0066] The first reset element MR1 can be connected between a high voltage end (e.g., a power supply voltage end) AVDD and a first floating diffusion node FD1, and can selectively connect the high voltage end and the first floating diffusion node FD1 based on a first reset control signal RX1.
[0067] The first driving element MD1 can be connected between the high voltage end and the first selection element MS1, and can drive the pixel signal VPX based on the voltage applied to the first floating diffusion node FD1.
[0068] The first selection element MS1 can be connected between the first driving element MD1 and the first column line COL1, and can output the pixel signal VPX to the first column line COL1 based on the first selection control signal SX1.
[0069] The first to fourth transmission control signals TX1 to TX4, the first reset control signal RX1, and the first selection control signal SX1 may be included in the above-mentioned row control signal CTRLs.
[0070] FIG. 8 shows a circuit diagram illustrating another example of any one of the unit pixel circuits shown in FIG.
[0071] As shown in FIG. 8, the unit pixel circuit may include first to fourth photodiodes PD1, PD2, PD3, and PD4, first to fourth transfer elements MT1, MT2, MT3, and MT4, a first floating diffusion node FD1, a first storage element MG1, a first reset element MR1, a first drive element MD1, and a first selection element MS1.
[0072] Here, the first to fourth photodiodes PD1, PD2, PD3, PD4, the first to fourth transfer elements MT1, MT2, MT3, MT4, the first floating diffusion node FD1, the first reset element MR1, the first drive element MD1, and the first selection element MS1 are the same as those in FIG. 3, so their description will be omitted and only the first storage element MG1 will be described below.
[0073] The first storage element MG1 may be selectively connected to the first floating diffusion node FD1 based on the first gain conversion signal VG1. For example, the first storage element MG1 may be selectively connected to the first floating diffusion node FD1 when the high dynamic range function is performed. According to one example, the first storage element MG1 may be connected to the first floating diffusion node FD1 during a period in which a high-intensity image is generated in the second period, and may not be connected to the first floating diffusion node FD1 during a period in which a low-intensity image is generated in the second period. The high-intensity image may be generated based on a first image signal generated from a half-shaded pixel, and the low-intensity image may be generated based on a second image signal generated from a normal pixel. According to another example, the first storage element MG1 may be connected to the first floating diffusion node FD1 during a period in which the high-intensity image is generated in the second period, and may be connected to the first floating diffusion node FD1 during a period in which the low-intensity image is generated in the second period. For example, the first storage element MG1 may receive the first gain change signal VG1 as a gate terminal, and have a source terminal and a drain terminal connected between the first floating diffusion node FD1 and a floating node.
[0074] Hereinafter, the operation of the image sensing device 200 according to the second embodiment of the present invention having the above-described configuration will be described.
[0075] First, the operation of the image sensing device 200 with the phase detection autofocus function will be described.
[0076] During the first period, the pixel array 220 generates pixel signals VPXs corresponding to the depth of the object under the control of the row controller 210, and the signal converter 230 generates image signals DPXs corresponding to the pixel signals VPXs. The image processor 240 calculates the depth of the object based on a portion of the image signals DPXs. The portion of the image signals may correspond to pixel signals generated from the half-shading pixels among the pixels included in the pixel array 120. In particular, considering the computational load (i.e., processing load) of the image processor 140, pixel signals generated from some of the half-shading pixels may be used as the portion of the image signals. For example, the portion of the half-shading pixels may be half-shading pixels having a green color filter. Since the half-shading pixels having the green color filter have better sensitivity and resolution than half-shading pixels having a red or blue color filter, it may be advantageous to use the half-shading pixels having the green color filter.
[0077] Next, the operation of the image sensing device 200 with the high dynamic range function will be described.
[0078] During the second interval, the pixel array 220 generates a pixel signal VPXs corresponding to a captured image under the control of the row controller 210, and the signal converter 230 generates an image signal DPXs corresponding to the pixel signal VPXs. The image processor 240 can generate a high-illumination image based on the first image signal of the image signals DPXs and a low-illumination image based on the remaining second image signal. For example, the first image signal may correspond to a pixel signal generated and combined from first and second half-shading pixels among the pixels included in the unit pixel circuit, and the second image signal may correspond to a pixel signal generated and combined from first and second normal pixels among the pixels included in the unit pixel circuit. In particular, the half-shading pixels and the normal pixels are controlled to have the same exposure time, and the half-shading pixels transmit half the amount of light compared to the normal pixels, thereby suppressing motion artifacts. The image processor 140 can generate a high dynamic range image based on the high illumination image and the low illumination image. Furthermore, if the unit pixel circuit includes a first storage element MG1, the maximum output range of the second image signal corresponding to the low illumination image can be increased.
[0079] According to such embodiments of the present invention, it is possible to advantageously distribute pixels associated with the phase detection autofocus function throughout the entire image, while still utilizing the pixels for the high dynamic range function.
[0080] Although the technical concept of the present invention has been specifically described by the above-described embodiments, it should be noted that the above-described embodiments are for illustrative purposes only and are not intended to limit the scope of the present invention. Furthermore, those skilled in the art will understand that various embodiments are possible through various substitutions, modifications, and alterations within the scope of the technical concept of the present invention. [Explanation of symbols]
[0081] 100 Image sensing device 110 Low Controller 120 pixel array 130 Signal Converter 140 Image Processor
Claims
1. a first pixel group including at least one first half-shaded pixel and at least one first normal pixel; an image processor that calculates a distance (depth) to an object by using a first pixel signal generated from the first half-shading pixel as phase information during a first period, generates a high-illumination image by using a first pixel signal generated from the first half-shading pixel as dynamic range information without using a first normal pixel signal generated from the first normal pixel during a second period, and generates a low-illumination image by using the first normal pixel signal without using the first pixel signal during the second period; Equipped with The first half-shading pixel and the first normal pixel are controlled to have the same integration time.
2. a second pixel group including at least one second half-shaded pixel and at least one second normal pixel; The image sensing device of claim 1 , wherein the image processor uses a second pixel signal generated from the second half-shaded pixel during the second interval as the dynamic range information.
3. the first half-shading pixel has a green color filter; The image sensing device according to claim 2 , wherein the second half-shading pixel has a red color filter or a blue color filter.
4. the first half light-shielding pixel includes a first half light-shielding film; the second half light-shielding pixel includes a second half light-shielding film; 3. The image sensing device of claim 2, wherein each of the first and second half light-shielding films has one of a left light-shielding pattern, a right light-shielding pattern, an upper light-shielding pattern, and a lower light-shielding pattern.
5. the first section includes a section in which the image sensing device performs a phase detection autofocus function; The image sensing device of claim 1 , wherein the second time period includes a time period during which the image sensing device captures an image.
6. a first pixel group including one first half-shaded pixel and three first normal pixels; an image processor that calculates a distance (depth) to an object by using a first pixel signal generated from the first half-shading pixel as phase information during a first period, generates a high-illumination image by using a first pixel signal generated from the first half-shading pixel as dynamic range information without using a first normal pixel signal generated from the first normal pixel during a second period, and generates a low-illumination image by using the first normal pixel signal without using the first pixel signal during the second period; Equipped with The first half-shading pixel and the first normal pixel are controlled to have the same integration time.
7. a second pixel group including one second half-shading pixel and three second normal pixels; The image sensing device of claim 6 , wherein the image processor uses a second pixel signal generated from the second half-shaded pixel during the second interval as the dynamic range information.
8. the first half-shading pixel has a green color filter; The image sensing device according to claim 7 , wherein the second half-light-shielding pixel has a red color filter or a blue color filter.
9. the first half light-shielding pixel includes a first half light-shielding film; the second half light-shielding pixel includes a second half light-shielding film; 8. The image sensing device of claim 7, wherein each of the first and second half light-shielding films has one of a left light-shielding pattern, a right light-shielding pattern, an upper light-shielding pattern, and a lower light-shielding pattern.
10. The first group of pixels the one first half-shading pixel; a first transfer element connected between the one first half-shaded pixel and a first floating diffusion node; the three first normal pixels; first through third transfer elements connected between the three first normal pixels and the first floating diffusion node; 7. The image sensing device of claim 6, comprising:
11. The first group of pixels the one first half-shading pixel; a first transfer element connected between the one first half-shaded pixel and a first floating diffusion node; the three first normal pixels; first through third transfer elements connected between the three first normal pixels and the first floating diffusion node; a first storage element connected to the first floating diffusion node and controlled by a first gain conversion signal; 7. The image sensing device of claim 6, comprising:
12. a first pixel group including two first half-shaded pixels and two first normal pixels; an image processor that uses a first pixel signal generated from the first half-shaded pixel as phase information during a first interval and uses a first pixel signal generated from the first half-shaded pixel as dynamic range information during a second interval; An image sensing device comprising:
13. the image processor calculates a distance (depth) to an object based on the phase information of the first pixel signal generated during the first section; the image processor generates a high-illumination image based on the dynamic range information of the first pixel signal generated during the second time period; The image sensing device of claim 12 , wherein the image processor generates a low-light image based on a pixel signal generated from the first normal pixel during the second period.
14. a second pixel group including two second half-shading pixels and two second normal pixels; The image sensing device of claim 12 , wherein the image processor uses a second pixel signal generated from the second half-shaded pixel during the second interval as the dynamic range information.
15. the first half-shading pixels each have a green color filter; The image sensing device of claim 14 , wherein each of the second half-shading pixels has a red color filter or a blue color filter.
16. each of the first half-light-shielding pixels includes a first half-light-shielding film; each of the second half light-shielding pixels includes a second half light-shielding film; The image sensing device of claim 14 , wherein each of the first and second half light-shielding films includes one of a left light-shielding pattern, a right light-shielding pattern, an upper light-shielding pattern, and a lower light-shielding pattern.
17. The first group of pixels the two first half-shading pixels; first and second transfer elements connected between the two first half-shaded pixels and a first floating diffusion node; the two first normal pixels; third and fourth transfer elements connected between the two first normal pixels and the first floating diffusion node; 13. The image sensing device of claim 12, comprising:
18. The first group of pixels the two first half-shading pixels; first and second transfer elements connected between the two first half-shaded pixels and a first floating diffusion node; the two first normal pixels; third and fourth transfer elements connected between the two first normal pixels and the first floating diffusion node; a first storage element connected to the first floating diffusion node and controlled by a first gain conversion signal; The image sensing device of claim 12 further comprising:
Citation Information
Patent Citations
Solid state imaging device
JP2017055350A
Imaging apparatus, image processing apparatus and control method thereof
JP2017055360A
Electronic sensor and method for controlling the same
US20140347532A1
Image reconstruction for computed tomography
US20170330355A1
Imaging systems with global shutter phase detection pixels
US20170339355A1