Negative capacitance and adaptive biasing help an LDO reject supply noise across process corners while avoiding unnecessary power draw.
A PMOS-NMOS output stage uses parallel gate capacitor and impedance biasing to keep linearity and power efficiency under low headroom.