An error correction module detection method and device, electronic equipment and storage medium

By acquiring the error correction function's verification data and location data, and generating the verification bit data to be verified, the problem of the error correction module's failure to be detected in a timely manner is solved, ensuring the accuracy of data transmission and avoiding losses in high-risk industries.

CN116089156BActive Publication Date: 2026-01-02MORNINGCORE HLDG CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202111312245.4
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2021-11-08
Publication Date
2026-01-02
Estimated Expiration
2041-11-08

AI Technical Summary

Technical Problem

In existing technologies, faults in error correction modules cannot be detected in a timely manner, leading to inaccurate data transmission, which may cause serious losses, especially in high-risk industries.

Method used

By acquiring the error correction function verification data and location data, the verification bit data to be verified is generated, the target error correction bit associated data is determined, and then the functional status of the error correction module is judged to ensure the accuracy of data transmission.

Benefits of technology

Timely detection of error correction module malfunctions ensures the accuracy of data transmission and avoids serious errors caused by error correction module failures.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN116089156B_ABST
    Figure CN116089156B_ABST
Patent Text Reader

Abstract

Embodiments of the present application disclose a kind of error correction module detection method, device, electronic equipment and storage medium.The error correction module detection method includes: obtaining the error correction function check data and error correction position data for the error correction function check of error correction module, wherein, error correction function check data includes error correction array data and error correction check bit data;Error correction function check data is sent to error correction module, to generate the to-be-verified solution check bit data according to error correction array data and error correction check bit data by error correction module;According to error correction array data and the to-be-verified solution check bit data, determine the target error correction bit associated data of error correction array data;According to target error correction bit associated data and error correction position data, determine the error correction function check result of error correction module.The technical scheme of the embodiment of the present application can find the fault of error correction module in time, ensure the accuracy of the data obtained from error correction module transmission.
Need to check novelty before this filing date? Find Prior Art

Description

TECHNICAL FIELD

[0001] Embodiments of the present application relate to the technical field of integrated circuits, and particularly relate to a method and device for detecting an error correction module, an electronic device, and a storage medium. BACKGROUND

[0002] With the development of integrated circuit technology, various electronic devices are constantly enriched. In order to reduce the return rate, the manufacturers of electronic devices will configure error correction modules for components prone to failure in electronic devices. When the components configured with error correction modules have error outputs, the error correction modules will correct the error outputs, thereby ensuring the quality of the electronic devices and reducing the return rate of the devices.

[0003] However, during production and long-term use, it is impossible to avoid the failure of error correction modules. When the error correction modules fail, the data read from the corresponding components by the error correction modules will be incorrect, and after the error correction modules send the incorrect data to the chips, the chips will execute incorrect functions using the incorrect data. When the chips are applied to high-risk industries, incorrect function execution of the chips will cause serious life and property losses. SUMMARY

[0004] Embodiments of the present application provide a method and device for detecting an error correction module, an electronic device, and a storage medium, which can timely detect the failure of the error correction module and ensure the accuracy of data transmission of the error correction module.

[0005] In a first aspect, embodiments of the present application provide a method for detecting an error correction module, comprising:

[0006] obtaining error correction function verification data and error correction position data for verifying the error correction function of the error correction module, wherein the error correction function verification data comprises error correction array data and error correction check bit data;

[0007] sending the error correction function verification data to the error correction module to generate to-be-verified solution check bit data according to the error correction array data and the error correction check bit data by the error correction module;

[0008] determining target error correction bit association data of the error correction array data according to the error correction array data and the to-be-verified solution check bit data;

[0009] determining an error correction function verification result of the error correction module according to the target error correction bit association data and the error correction position data.

[0010] In a second aspect, embodiments of the present application further provide a device for detecting an error correction module, comprising:

[0011] a data acquisition module configured to obtain error correction function verification data and error correction position data for verifying the error correction function of the error correction module, wherein the error correction function verification data comprises error correction array data and error correction check bit data;

[0012] The data sending module is configured to send the error correction function check data to the error correction module, so that the error correction module generates to-be-checked de-parity data according to the error correction array data and the error correction parity data;

[0013] The target error correction bit associated data determination module is configured to determine target error correction bit associated data of the error correction array data according to the error correction array data and the to-be-checked de-parity data;

[0014] The error correction function check result determination module is configured to determine the error correction function check result of the error correction module according to the target error correction bit associated data and the error correction position data.

[0015] In a third aspect, an electronic device is provided, and the electronic device includes:

[0016] one or more processors;

[0017] a memory configured to store one or more programs;

[0018] When the one or more programs are executed by the one or more processors, the one or more processors implement the error correction module detection method provided by any of the embodiments of the present application.

[0019] In a fourth aspect, a computer storage medium is provided, and the computer storage medium stores a computer program, and the program is executed by a processor to implement the error correction module detection method provided by any of the embodiments of the present application.

[0020] The technical solution of this embodiment involves an error correction verification module acquiring error correction function verification data and error correction position data for verifying the error correction function of the error correction module. This error correction function verification data is then sent to the error correction module, which generates verification bit data to be verified based on the error correction array data and error correction verification bit data within the error correction function verification data. After obtaining the verification bit data to be verified, the error correction verification module determines the target error correction bit association data of the error correction array data based on the error correction array data and the verification bit data to be verified. Finally, the error correction function verification result of the error correction module is determined based on the target error correction bit association data and the error correction position data. Because the target error correction bit association data can reflect the status of the potential error correction function of the error correction module, and the error correction position data can reflect the data position of the erroneous data that can be identified when the error correction module is functioning normally during error correction function verification, the error correction verification module can accurately determine the abnormal state of the error correction function of the error correction module based on the target error correction bit association data and the error correction position data, thereby ensuring the accuracy of the output data of the error correction module. This solves the problem in the prior art that the error correction module faults cannot be detected in time due to the lack of error correction function detection, and the problem that the accuracy of the error correction module data transmission cannot be guaranteed. It can detect the faults of the error correction module in time and ensure the accuracy of the data transmitted by the error correction module. Attached Figure Description

[0021] Figure 1 This is a flowchart of an error correction module detection method provided in Embodiment 1 of the present invention;

[0022] Figure 2 This is a flowchart of an error correction module detection method provided in Embodiment 2 of the present invention;

[0023] Figure 3 This is a schematic diagram of a self-correcting system provided in Embodiment 2 of the present invention;

[0024] Figure 4 This is a data transmission diagram of a self-correcting system provided in Embodiment 2 of the present invention;

[0025] Figure 5 This is a schematic diagram of an error correction module detection device provided in Embodiment 3 of the present invention;

[0026] Figure 6 This is a schematic diagram of the structure of an electronic device provided in Embodiment 4 of the present invention. Detailed Implementation

[0027] The present invention will now be described in further detail with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the invention and not intended to limit it.

[0028] It is also important to note that the use of the terms "exemplary" and "example" are intended to refer to one or more examples, rather than to an ideal. Also, the term "or" is used in its inclusive sense (and not in its exclusive sense) unless the context clearly indicates otherwise. In addition, the term "based on" is used to describe one or more factor to which determination is based, which can include a single factor or any combination of multiple factors. In the detailed description that follows, numerous specific details are set forth in order to provide a thorough understanding of the present application. However, it will be understood by those skilled in the art that the present application can be practiced without these specific details. In other instances, well-known methods, procedures, and components have not been described in detail so as not to unnecessarily obscure aspects of the present application. Also, the description frequently uses

[0029] Embodiment One

[0030] Figure 1 is a flowchart of a method for detecting an error correction module according to an embodiment of the present application. The embodiment can be applied to detecting the error correction function of an error correction module. The method can be performed by an error correction module detection device, which can be implemented by software and / or hardware and can be integrated in an electronic device. For example, the error correction module detection device can be an error correction verification module. Accordingly, as shown in Figure 1 the method includes the following operations:

[0031] S110, obtaining error correction function verification data and error correction position data for verifying the error correction function of the error correction module.

[0032] The error correction verification module can be a module capable of verifying the error correction function of a device, a device, and a module. The error correction module can be a module with an error correction function, which is used to check and correct errors in received data. The error correction function verification can be a verification operation of the error correction verification module on the error correction function of the error correction module. The error correction function verification data can be data sent by the error correction verification module to the error correction module for verifying the error correction function of the error correction module. The error correction function verification data can include error correction array data and error correction check bit data. The error correction array data can be part of the data required by the error correction module for verification, which is required by the error correction verification module to verify the error correction function of the error correction module. The error correction check bit data can be verification data corresponding to the error correction array data, which is used to detect the correctness of the error correction array data. The error correction position data can be used to represent the data position of the error data that can be recognized by the error correction module with normal error correction function when verifying the error correction function of the error correction module.

[0033] In the embodiment of the present application, the error correction verification module needs to first determine the error correction function verification data for verifying the error correction function of the error correction module before verifying the error correction function of the error correction module.

[0034] The error correction checking module can generate error correction function checking data according to the checking requirement of the error correction module, or obtain data from other devices, and then perform data processing on the obtained data to obtain a data processing result, so as to further take the data processing result as the error correction function checking data.

[0035] In S120, the error correction function checking data is sent to the error correction module, so that the error correction module generates to-be-checked solution checking bit data according to the error correction array data and the error correction checking bit data.

[0036] The to-be-checked solution checking bit data can be checking data calculated by the error correction module according to the error correction array data and the error correction checking bit data, and is used to judge whether the error correction function of the error correction module is normal.

[0037] In the embodiment of the present application, the error correction checking module can send the obtained error correction function checking data to the error correction module. After receiving the error correction function checking data, the error correction module can calculate the to-be-checked solution checking bit data according to the error correction array data, the error correction checking bit data and the algorithm for calculating the checking data, and send the to-be-checked solution checking bit data to the error correction checking module.

[0038] In S130, target error correction bit related data of the error correction array data is determined according to the error correction array data and the to-be-checked solution checking bit data.

[0039] The target error correction bit related data can be data related to the data bit of the error correction array data incorrectly read by the error correction module, which is determined by the error correction checking module according to the error correction array data and the to-be-checked solution checking bit data. For example, the target error correction bit related data can include but is not limited to the number of bits of the error correction array data incorrectly identified by the error correction module, the position of the error correction array data incorrectly identified by the error correction module in the error correction array data, and the number of bits of the error correction checking bit data incorrectly read by the error correction module. The number of bits of the error correction array data incorrectly identified by the error correction module can be one bit or multiple bits.

[0040] In the embodiment of the present application, after receiving the to-be-checked solution checking bit data sent by the error correction module, the error correction checking module can determine the target error correction bit related data causing the error correction module to incorrectly read the error correction array data according to the error correction array data and the to-be-checked solution checking bit data.

[0041] In S140, an error correction function checking result of the error correction module is determined according to the target error correction bit related data and the error correction position data.

[0042] The error correction function checking result can be used to reflect the detection result of the error correction function of the error correction module.

[0043] In the embodiment of the present application, the error correction checking module can determine whether the error correction function of the error correction module is normal according to the target error correction bit associated data and the error correction position data, to obtain an error correction function checking result of the error correction module. In the case that the error correction function of the error correction module is abnormal, the data transceiving function of the error correction module is interrupted, the error correction module is deactivated, and the error correction function checking result of the error correction module is sent to a central processor or other module capable of data processing and data analysis.

[0044] The technical scheme of the embodiment obtains error correction function checking data and error correction position data for checking the error correction function of the error correction module by the error correction checking module, and then sends the error correction function checking data to the error correction module, so that the error correction module generates to-be-checked solution checking bit data according to the error correction array data and the error correction checking bit data in the error correction function checking data. After the error correction checking module obtains the to-be-checked solution checking bit data, the target error correction bit associated data of the error correction array data can be determined according to the error correction array data and the to-be-checked solution checking bit data, and then the error correction function checking result of the error correction module can be determined according to the target error correction bit associated data and the error correction position data. Since the target error correction bit associated data can reflect the state of the potential error correction function of the error correction module, and the error correction position data can reflect the data position of the error data that can be identified when the error correction function of the error correction module is normal during the error correction function checking of the error correction module, the error correction checking module can accurately determine the abnormal state of the error correction function of the error correction module according to the target error correction bit associated data and the error correction position data, thereby ensuring the accuracy of the output data of the error correction module and solving the problems in the prior art that the fault of the error correction module cannot be found in time and the accuracy of the data transmission of the error correction module cannot be ensured due to the lack of error correction function detection of the error correction module. The fault of the error correction module can be found in time, and the accuracy of the data transmission of the error correction module can be ensured.

[0045] Embodiment Two

[0046] Figure 2 is a flowchart of an error correction module detection method provided in Embodiment Two of the present application. The embodiment is based on the above-mentioned embodiments and is embodied in the present embodiment. In the present embodiment, the error correction checking module obtains error correction function checking data and error correction position data for checking the error correction function of the error correction module, so that the error correction module generates to-be-checked solution checking bit data according to the error correction array data and the error correction checking bit data, and further determines the target error correction bit associated data of the error correction array data according to the error correction array data and the to-be-checked solution checking bit data, and determines the target error correction bit associated data of the error correction array data according to the error correction array data and the to-be-checked solution checking bit data. The specific optional implementation scheme is given. Accordingly, as shown in Figure 2 the method comprises the following operations:

[0047] S210, acquire error correction function verification data and error correction position data for verifying the error correction function of the error correction module.

[0048] In an optional embodiment of the present application, acquiring the error correction function verification data and the error correction position data for verifying the error correction function of the error correction module can include: acquiring original cache array data and standard check bit data in the memory; performing data bit inversion processing on the original cache array data to obtain error correction array data and error correction position data; and determining the standard check bit data as error correction check bit data.

[0049] The original cache array data can be data stored in the memory that needs to be checked, corrected, and forwarded by the error correction module. The standard check bit data can be check data calculated by the error correction module according to a check algorithm, used to verify the accuracy of the input data. The data bit inversion processing can be an operation of inverting one or more bits of data in a group of data.

[0050] In the embodiment of the present application, the error correction verification module can first determine the working state of the memory. If it is determined that the working state of the memory is an idle state, the original cache array data in the memory and the standard check bit data corresponding to the original cache array data can be further acquired. Then, the original cache array data can be subjected to data bit inversion processing according to the detection requirements of the error correction module to obtain error correction array data. The position data of the data bit subjected to the data bit inversion processing of the original cache array data can be taken as the error correction position data, and the standard check bit data corresponding to the original cache array can be taken as the error correction check bit data.

[0051] For example, when the memory is in a working state and the memory controller (a component for controlling the memory) needs to write data to the memory, the original cache array data A to be stored in the memory can be sent to the error correction module. The error correction module can perform encoding processing on the original cache array data A to obtain standard check bit data a. Then, the standard check bit data a and the original cache array data A can be sent to the memory, and the memory can store the standard check bit data a and the original cache array data A. When the error correction verification module verifies the error correction function of the error correction module (at this time, the memory is in an idle state), the error correction verification module can acquire the standard check bit data a and the original cache array data A from the memory. Then, a bit in the original cache array data A can be inverted to obtain error correction array data B. The standard check bit data a can be taken as the error correction check bit data, and the position data of the inverted data bit in the original cache array data A can be taken as the error correction position data.

[0052] In an optional embodiment of the present application, the error correction function check data and the error correction position data for checking the error correction function of the error correction module can include: obtaining the original array data, and performing data bit inversion processing on the original array data to obtain the original error correction array data and the error correction position data; sending the original array data to the error correction module to generate standard check bit data according to the original array data by the error correction module; determining the original error correction array data as the error correction array data, and determining the standard check bit data as the error correction check bit data.

[0053] The original array data can be data generated by the error correction check module autonomously or data obtained from a device other than the memory. The original error correction array data can be the result of data bit inversion processing on the original array data.

[0054] In the embodiment of the present application, the error correction check module can autonomously generate the original array data or obtain the original array data from other devices other than the memory. After obtaining the original array data, the error correction check module can further perform data bit inversion processing on the original array data to obtain the original error correction array data, and then take the position data of the data bits of the original array data subjected to the data bit inversion processing as the error correction position data, and send the original array data to the error correction module. After receiving the original array data, the error correction module can perform encoding calculation on the original array data based on the encoding function to determine the standard check bit data corresponding to the original array data, and then take the original error correction array data as the error correction array data, and determine the standard check bit data as the error correction check bit data.

[0055] For example, assuming that the original array data is a group of 32-bit data, from low bit to high bit, a1, a2, a3, a4, a5, a6, a7, a8, a9, a 10 , a 11 , a 12 , a 13 , a 14 , a 15 , a 16 , a 17 , a 18 , a 19 , a 20 , a 21 , a 22 , a 23 , a 24 , a 25 , a 26 , a 27 , a 28 , a 29 , a 30 , a 31 , a 32The error correction module can calculate the standard check bit data according to the following formula:

[0056] p1=a1⊕a2⊕a4⊕a5⊕a7⊕a9⊕a 11 ⊕a 12 ⊕a 14 ⊕a 16 ⊕a 18 ⊕a 20 ⊕a 22 ⊕a 24 ⊕a 26 ⊕a 27 ⊕a 29 ⊕a 31

[0057] p2=a1⊕a3⊕a4⊕a6⊕a7⊕a 10 ⊕a 11 ⊕a 13 ⊕a 14 ⊕a 17 ⊕a 18 ⊕a 21 ⊕a 22 ⊕a 25 ⊕a 26 ⊕a 28 ⊕a 29 ⊕a 32

[0058] p3=a2⊕a3⊕a4⊕a8⊕a9⊕a 10 ⊕a 11 ⊕a 15 ⊕a 16 ⊕a 17 ⊕a 18 ⊕a 23 ⊕a 24 ⊕a 25 ⊕a 26 ⊕a 30 ⊕a 31 ⊕a 32

[0059] p4=a5⊕a6⊕a7⊕a8⊕a9⊕a 10 ⊕a 11 ⊕a 19 ⊕a 20 ⊕a 21 ⊕a 22 ⊕a 23 ⊕a 24 ⊕a 25 ⊕a 26

[0060] p5 = a 12 ⊕a 13 ⊕a 14 ⊕a15 ⊕a 16 ⊕a 17 ⊕a 18 ⊕a 19 ⊕a 20 ⊕a 21 ⊕a 22 ⊕a 23 ⊕a 24 ⊕a 25 ⊕a 26

[0061] p6=a 27 ⊕a 28 ⊕a 29 ⊕a 30 ⊕a 31 ⊕a 32

[0062] p0=p1⊕p2⊕p3⊕p4⊕p5⊕p6⊕a1⊕a2⊕a3⊕a4⊕a5⊕a6⊕a7⊕a8⊕a9⊕a 10 ⊕a 11 ⊕a 12 ⊕a 13 ⊕a 14 ⊕a 15 ⊕a 16 ⊕a 17 ⊕a 18 ⊕a 19 ⊕a 20 ⊕a 21 ⊕a 22 ⊕a 23 ⊕a 24 ⊕a 25 ⊕a 26 ⊕a 27 ⊕a 28 ⊕a 29 ⊕a 30 ⊕a 31 ⊕a 32

[0063] Wherein, p0 represents the 0th data in the standard check bit data, p1 represents the 1th data in the standard check bit data, p2 represents the 2th data in the standard check bit data, p3 represents the 3th data in the standard check bit data, p4 represents the 4th data in the standard check bit data, p5 represents the 5th data in the standard check bit data, p6 represents the 6th data in the standard check bit data. ⊕ represents the exclusive or operator.

[0064] S220, send the error correction function check data to the error correction module, so as to generate the to-be-verified solution check bit data according to the error correction array data and the error correction check bit data through the error correction module.

[0065] Taking the calculation formula of the parity check bit data in the above standard as an example, the error correction module can calculate the to-be-checked solution parity check bit data according to the following formula:

[0066] E1 = a1 ^ a2 ^ a4 ^ a5 ^ a7 ^ a9 ^ a 11 ^ a 12 ^ a 14 ^ a 16 ^ a 18 ^ a 20 ^ a 22 ^ a 24 ^ a 26 ^ a 27 ^ a 29 ^ a 31 ^ p1

[0067] E2 = a1 ^ a3 ^ a4 ^ a6 ^ a7 ^ a 10 ^ a 11 ^ a 13 ^ a 14 ^ a 17 ^ a 18 ^ a 21 ^ a 22 ^ a 25 ^ a 26 ^ a 28 ^ a 29 ^ a 32 ^ p2

[0068] E3 = a2 ^ a3 ^ a4 ^ a8 ^ a9 ^ a 10 ^ a 11 ^ a 15 ^ a 16 ^ a 17 ^ a 18 ^ a 23 ^ a 24 ^ a 25 ^ a 26 ^ a 30 ^ a 31 ^ a 32 ^ p3

[0069] E4 = a5 ^ a6 ^ a7 ^ a8 ^ a9 ^ a 10 ^ a 11 ^ a 19 ^ a 20 ^ a 21 ^ a 22 ^ a 23 ^ a 24 ^ a 25 ^ a 26 ^ p4

[0070] E5 = a 12 ^ a13 ⊕a 14 ⊕a 15 ⊕a 16 ⊕a 17 ⊕a 18 ⊕a 19 ⊕a 20 ⊕a 21 ⊕a 22 ⊕a 23 ⊕a 24 ⊕a 25 ⊕a 26 ⊕p5

[0071] E6 = a 27 ⊕a 28 ⊕a 29 ⊕a 30 ⊕a 31 ⊕a 32 ⊕p6

[0072] E0=p1⊕p2⊕p3⊕p4⊕p5⊕p6⊕a1⊕a2⊕a3⊕a4⊕a5⊕a6⊕a7⊕a8⊕a9⊕a 10 ⊕a 11 ⊕a 12 ⊕a 13 ⊕a 14 ⊕a 15 ⊕a 16 ⊕a 17 ⊕a 18 ⊕a 19 ⊕a 20 ⊕a 21 ⊕a 22 ⊕a 23 ⊕a 24 ⊕a 25 ⊕a 26 ⊕a 27 ⊕a 28 ⊕a 29 ⊕a 30 ⊕a 31 ⊕a 32 ⊕p0

[0073] Wherein, E0 represents the 0th bit of the verification data to be verified, E1 represents the 1st bit of the verification data to be verified, E2 represents the 2nd bit of the verification data to be verified, E3 represents the 3rd bit of the verification data to be verified, E4 represents the 4th bit of the verification data to be verified, E5 represents the 5th bit of the verification data to be verified, and E6 represents the 6th bit of the verification data to be verified.

[0074] In an optional embodiment of the present application, the error correction module can be configured to determine the current check bit data according to the error correction check bit data, determine the target data bit of the error correction array data according to the current check bit data, and perform logical operation on the current check bit data and the target data bit data of the error correction array data to obtain the current solution check bit data of the to-be-checked solution check bit data.

[0075] In the formula, the current check bit data can be at least one bit of the error correction check bit data, and is used to calculate a bit of the to-be-checked solution check bit data. The target data bit can be at least one data bit of the error correction array data corresponding to the current check bit data. The target data bit data can be data of the target data bit of the error correction array data. The current solution check bit data can be a bit of the to-be-checked solution check bit data, which is obtained by the error correction module according to the current check bit data and the target data bit data.

[0076] In the embodiment of the present application, after obtaining the error correction check bit data, the error correction module can further obtain the current check bit data from the error correction check bit data, and then determine the target data bit of the error correction array data corresponding to the current check bit data according to the current check bit data. After obtaining the target data bit of the error correction array data, the error correction module can determine the target data bit data of the error correction array data according to the target data bit of the error correction array data, and then perform logical operation on the current check bit data and the target data bit data of the error correction array data to obtain the current solution check bit data of the to-be-checked solution check bit data.

[0077] For example, assuming that the current check bit data is p6, the target data bits of the error correction array data are data bit 27, data bit 28, data bit 29, data bit 30, data bit 31 and data bit 32, and the target data bit data are a 27 , a 28 , a 29 , a 30 , a 31 and a 32 , and then E6 is calculated according to E6=a 27 ⊕a 28 ⊕a 29 ⊕a 30 ⊕a 31 ⊕a 32 ⊕p6, and the calculation result of E6 is taken as the current solution check bit data, i.e., the 6th bit of the to-be-checked solution check bit data.

[0078] S230, determining the reference solution check bit data and the combined solution check bit data according to the to-be-checked solution check bit data.

[0079] The reference solution check bit data can be used to represent one data bit in the to-be-checked solution check bit data, and the corresponding numerical value is obtained by logical operation of the error correction module according to all data of the error correction array data and all data of the error correction check bit data. The combined solution check bit data can be used to represent other data bits in the to-be-checked solution check bit data except the data bit corresponding to the reference solution check bit data. The calculation of each bit of the combined solution check bit data is performed by the error correction module according to part of the error correction array data and part of the error correction check bit data.

[0080] In the embodiment of the application, after obtaining the to-be-checked solution check bit data, the error correction check module can divide the to-be-checked solution check bit data to obtain the reference solution check bit data and the combined solution check bit data.

[0081] For example, it is assumed that the to-be-checked solution check bit data is E6, E5, E4, E3, E2, E1 and E0 from high bit to low bit. The reference solution check bit data can be E0, and the combined solution check bit data can be E6, E5, E4, E3, E2 and E1.

[0082] S240, determining a reference value of the reference solution check bit data and a combined value of the combined solution check bit data.

[0083] The reference value of the reference solution check bit data can be the data corresponding to the reference solution check bit data in the to-be-checked solution check bit data. The combined value of the combined solution check bit data can be the data corresponding to the combined solution check bit data in the to-be-checked solution check bit data.

[0084] In the embodiment of the application, the error correction check module can determine the reference value of the reference solution check bit data according to the reference solution check bit data and the to-be-checked solution check bit data, and determine the combined value of the combined solution check bit data according to the combined solution check bit data and the to-be-checked solution check bit data.

[0085] For example, it is assumed that the to-be-checked solution check bit data is 1110, the reference solution check bit data is used to represent the 0th bit of the to-be-checked solution check bit data, and the combined solution check bit data is used to represent the 3rd bit to the 1st bit of the to-be-checked solution check bit data, then the reference value of the reference solution check bit data is 0, and the combined value of the combined solution check bit data is 111.

[0086] S250, determining the target error correction bit related data of the error correction array data according to the reference value of the reference solution check bit data and the combined value of the combined solution check bit data.

[0087] In the embodiment of the application, the error correction check module can determine the target error correction bit related data of the error correction array data according to the reference value of the reference solution check bit data and the combined value of the combined solution check bit data.

[0088] In an optional embodiment of the present application, the target error bit related data can include error bit data and data position of the error bit data; and determining the target error bit related data of the error correction array data according to the reference value of the reference solution check bit data and the combined value of the combined solution check bit data can include: determining the error bit data and the data position of the error bit data as null when the reference value of the reference solution check bit data is a first reference value and the combined value of the combined solution check bit data is a first combined value; determining the number of the error bit data as a first number when the reference value of the reference solution check bit data is a second reference value and the combined value of the combined solution check bit data is the first combined value; comparing the error correction function check data and the to-be-checked solution check bit data according to the same data bit comparison rule, and determining the data position of the error correction function check data different from the to-be-checked solution check bit data as the data position of the error bit data; determining the number of the error bit data as a second number and the data position of the error bit data being located in the error correction array data and / or the error correction function check data when the reference value of the reference solution check bit data is the first reference value and the combined value of the combined solution check bit data is a second combined value; determining the number of the error bit data of the error correction module as the first number when the reference value of the reference solution check bit data is the second reference value and the combined value of the combined solution check bit data is the second combined value; performing target radix conversion on the combined value of the combined solution check bit data to obtain target radix error bit data; and determining the data position of the error bit data according to the target radix error bit data.

[0089] The error bit data can be used to represent the bits of the data read incorrectly by the error correction module when reading the error correction array data. The data position of the error bit data can be the position of the data read incorrectly. The first reference value and the second reference value can be two different reference values of the reference syndrome data. For example, the first reference value can be 0 and the second reference value can be 1. The first combination value can represent a combination of the syndrome data in which all the combination values are 0. The second combination value can be any possible combination of the syndrome data in which not all the combination values are 0. For example, if the first combination value is 00, the second combination value can be any one of 01, 10 and 11. The target base conversion can be a data conversion of the combination values of the syndrome data into a target base. The target base can be any desired base, for example, the target base conversion can be a decimal conversion. The same data bit comparison rule can be a rule for comparing two bits of the same data according to the data bits. For example, the two bits of the same data can be compared in order from low to high, or in order from high to low. The specific comparison order of the same data bit comparison rule is not limited in the embodiments of the present application. The target base error bit data can be the data conversion result of the combination values of the syndrome data converted into the target base. The first number can be number 1 and the second number can be number 2.

[0090] In the embodiment of the present application, when the error correction check module determines that the reference value of the reference check bit data is the first reference value and the combined value of the combined check bit data is the first combined value, it can be further determined that the data position of the error check bit data and the error bit data is empty, that is, the error correction module is normal. When the error correction check module determines that the reference value of the reference check bit data is the second reference value and the combined value of the combined check bit data is the first combined value, it can be further determined that the number of error bit data is the first number, and the error correction check bit data is abnormal. At this time, the same data bit comparison rule can be determined according to the data recognition requirement, and then the error correction function check data and the to-be-checked check bit data are compared according to the same data bit comparison rule, and then the data position of the error correction function check data different from the to-be-checked check bit data is taken as the data position of the error bit data. When the error correction check module determines that the reference value of the reference check bit data is the first reference value and the combined value of the combined check bit data is the second combined value, it can be further determined that the number of error bit data is the second number, and it can be determined that the data position of the error bit data is located in the error correction array data and / or the error correction function check data, that is, there are two error data in the error correction array data and / or the error correction function check data read by the error correction module. When the error correction check module determines that the reference value of the reference check bit data is the second reference value and the combined value of the combined check bit data is the second combined value, it can be further determined that the number of error bit data of the error correction module is the first number, and then the combined value of the combined check bit data is converted into a target radix to obtain target radix error bit data, so that the target radix error bit data is taken as the data bit number corresponding to the data position of the error bit data, and then the data position of the error bit data is determined.

[0091] S260, determining the error correction function check result of the error correction module according to the target error correction bit associated data and the error correction position data.

[0092] In an optional embodiment of the present application, when it is determined that the data position of the error correction position data is the first number, the error correction function check result of the error correction module can be determined according to the target error correction bit associated data and the error correction position data, which can include: when it is determined that the number of error bit data is the first number and the data position of the error bit data is the same as the error correction position data, it is determined that the error correction function of the error correction module is normal; when it is determined that the number of error bit data is the first number and the data position of the error bit data is located in the error correction function check data, the number of error bit data is the first number and the data position of the error bit data is different from the error correction position data, the number of error bit data is the second number, or the number of error bit data is empty, it is determined that the error correction function of the error correction module is abnormal, and the error correction function check result is sent to the target data processing module.

[0093] The target data processing module can be a module capable of data analysis and processing, and is configured to record the error correction function verification result of the error correction module. For example, the target data processing module can include a central processing unit.

[0094] In the embodiment of the present application, when the data position of the error correction position data is the first quantity, the error correction verification module determines that the error correction function of the error correction module is normal when the number of error bit data is the first quantity and the data position of the error bit data is the same as the error correction position data, and sends the data of the normal error correction module function to the target data processing module. The error correction verification module determines that the error correction function of the error correction module is abnormal when any of the following conditions is met, and sends the error correction function verification result to the target data processing module. The first condition is that the number of error bit data is the first quantity and the data position of the error bit data is one bit in the error correction function verification data, the second condition is that the number of error bit data is the second quantity, the third condition is that the number of error bit data is empty, and the fourth condition is that the number of error bit data is the first quantity and the data position of the error bit data is different from the error correction position data.

[0095] When the data position of the error correction position data is the second quantity, the error correction function verification result of the error correction module is determined according to the target error bit associated data and the error correction position data, which can include: when the number of error bit data is the second quantity and the data position of the error bit data is the same as the error correction position data, it is determined that the error correction function of the error correction module is normal; when the number of error bit data is the second quantity and the data position of the error bit data is different from the error correction position data, or the number of error bit data is the first quantity or empty, it is determined that the error correction function of the error correction module is abnormal, and the error correction function verification result is sent to the target data processing module.

[0096] At present, in chip design, the memory on the chip mainly uses ECC (Error Correcting Code) module to ensure the accuracy of the data read from the memory. In production or long-term use, if the function of the ECC module is defective, even if the data read from the memory is inconsistent with the data written into the memory, it will not be checked out, and the chip will consider that the data read from the memory is correct, thereby causing the chip function error. When the ECC module does not have a self-detection module, even if the ECC function is wrong, it cannot be perceived by the chip system in time, and measures cannot be taken in time when the data read from the memory is inconsistent with the data written into the memory. The error correction verification module of the present application can verify the ECC module, discover the abnormal function of the ECC module in time, avoid the serious error behavior of the chip caused by the abnormal ECC module, and ensure the safe transmission of the data of the memory.

[0097] Figure 3is a schematic diagram of a self-correcting system provided by embodiment two of the present application, in a specific example, the self-correcting system comprises a CPU (Central Processing Unit), a memory, a memory control subsystem, a bus interaction module and a function module, wherein: the CPU can be used to initiate read-write function modules and operations of the memory, and can also perform interrupt processing, etc. The function module can be a general module with certain functions, in addition to having corresponding module functions (such as an Ethernet interface), it can also store data. The memory can be used to store data. The memory control subsystem can be used to check data sent by the memory to the CPU and the function module, control the read-write timing of the memory, and also has ECC (Error Correcting Code) and EIM (Error Inject Module) functions. The bus interaction module is used for data interaction between the CPU, the function module and the memory control subsystem.

[0098] Figure 4 is a data transmission schematic diagram of a self-correcting system provided by embodiment two of the present application, as Figure 4As shown, the self-correction system comprises an ECC encoding module, an ECC decoding module, a CPU, a memory, an EIM module, an I / O module and a memory controller, wherein the ECC encoding module and the ECC decoding module correspond to the error correction module, the memory controller and the EIM module jointly constitute the error correction and check module, and the target data processing module can be the CPU. The I / O module corresponds to a functional module and is used to forward the data of the memory controller to the peripheral device. The memory controller can be used for conversion of bus signal to memory read / write timing, generation of read enable signal, write enable signal and chip select enable signal, and sending of the read enable signal, the write enable signal and the chip select enable signal to the memory. The ECC encoding module can perform ECC encoding on 32-bit data required by the memory controller to be written into the memory to generate 7-bit standard check bit data, and then send the 32-bit data and the standard check bit data to the memory. When the memory is in an idle state, the EIM module can perform error correction function detection on the ECC decoding module. The EIM module can first read original cache array data, take inversion of a certain bit of the original cache array data to obtain error correction array data and error correction position data, take the standard check bit data as error correction check bit data, and then send the error correction position data to the memory controller. At this time, the chip selection module (corresponding to the module connected with rdata[0:30] and rdata_m[0:31]) can select the EIM module, and transmit the error correction array data obtained by the EIM module to the ECC decoding module, and the memory sends the error correction check bit data to the ECC decoding module. The ECC decoding module receives the error correction array data in the order of low-to-high data bit through rdata[0] to rdata

[31] , and then determines to-be-checked check bit data according to the error correction array data and the error correction check bit data, and sends the error correction array data of rdata[0] to rdata

[31] and the to-be-checked check bit data to the memory controller. The memory controller can determine error bit data of the ECC decoding module reading the error correction array data and data position of the error bit data according to the to-be-checked check bit data and the error correction array data, and record the data position of the error bit data. If the data position of the inversion data in the original cache array data is the same as the data position of the error bit data parsed by the memory controller, it indicates that the ECC decoding module function is normal, the ecc_ok pin is set to 1, and the data of the ECC decoding module function normal is reported to the CPU. If the error bit data is 1 bit, it indicates that the ECC decoding module error correction function is abnormal, and there is 1-bit reading abnormality (at this time, the data position of the error bit data is different from the data position of the inversion data in the original cache array data, or the data position of the error bit data is located in one bit of the error correction function check data), and the data position of the error bit data is reported to the CPU.If the error bit data is 2 bits, it indicates that the ECC decoding module has an abnormal error correction function, and there is a 2-bit read error. The memory controller sends the data position of the error bit data to the CPU. When the memory is in the working state, the ECC decoding module reads data from the memory, and the rdata_m[0] to rdata_m

[31] of the memory can send the data required by the ECC decoding module to the rdata[0] to rdata

[31] of the ECC decoding module in the order of data bit 0 to data bit 31. The ECC decoding module can send the data of rdata[0] to rdata

[31] to the memory controller, and also generate the uncheck bit data (used to check the data received by rdata[0] to rdata

[31] ) according to the data of rdata[0] to rdata

[31] .

[0099] After obtaining the uncheck bit data, the ECC decoding module can determine whether the memory has a data read error according to the uncheck bit data. If the ECC decoding module finds that the memory has a 1-bit data read error, the ECC decoding module performs automatic correction, sends the correct data to the memory controller, and sends the correct data to the I / O module and / or the CPU by the memory controller. If the ECC decoding module finds that the memory has a 2-bit data read error, the ECC decoding module sets the ecc_det pin to 1 to send a signal to the I / O module through the ecc_det pin to make the state of the I / O module pin safe. At the same time, an interrupt is generated to inform the CPU that there is a 2-bit error in the memory read. The CPU configures the chip to a safe state, and the I / O module releases the control of the I / O pin state when the CPU configures the chip to the safe state.

[0100] The technical scheme of the embodiment is characterized in that the error correction checking module obtains error correction function checking data and error correction position data for checking the error correction function of the error correction module, and then sends the error correction function checking data to the error correction module, so that the error correction module generates to-be-checked solution check bit data according to the error correction array data and the error correction check bit data in the error correction function checking data. After the error correction checking module obtains the to-be-checked solution check bit data, the target error correction bit correlation data of the error correction array data can be determined according to the error correction array data and the to-be-checked solution check bit data, and then the error correction function checking result of the error correction module can be determined according to the target error correction bit correlation data and the error correction position data. Since the target error correction bit correlation data can reflect the state of the potential error correction function of the error correction module, and the error correction position data can reflect the data position of the error data that can be identified when the error correction function of the error correction module is checked and the function of the error correction module is normal, the error correction checking module can accurately determine the abnormal state of the error correction function of the error correction module according to the target error correction bit correlation data and the error correction position data, thereby ensuring the accuracy of the output data of the error correction module, solving the problem that the fault of the error correction module cannot be found in time and the accuracy of the data transmission of the error correction module cannot be ensured due to the lack of error correction function detection of the error correction module, and the fault of the error correction module can be found in time and the accuracy of the data transmission of the error correction module can be ensured. It should be noted that any arrangement and combination of the technical features in the above embodiments also belong to the protection scope of the present application.

[0101] Embodiment three

[0102] Figure 5 is a schematic diagram of an error correction module detection device provided by the third embodiment of the present application, as shown in Figure 5 , the device comprises a data acquisition module 310, a data sending module 320, a target error correction bit correlation data determination module 330, and an error correction function checking result determination module 340, wherein:

[0103] The data acquisition module 310 is configured to acquire error correction function checking data and error correction position data for checking the error correction function of the error correction module, wherein the error correction function checking data comprises error correction array data and error correction check bit data.

[0104] The data sending module 320 is configured to send the error correction function checking data to the error correction module, so that the error correction module generates to-be-checked solution check bit data according to the error correction array data and the error correction check bit data.

[0105] The target error correction bit correlation data determination module 330 is configured to determine target error correction bit correlation data of the error correction array data according to the error correction array data and the to-be-checked solution check bit data.

[0106] The error correction function check result determination module 340 is configured to determine the error correction function check result of the error correction module according to the target error correction bit related data and the error correction position data.

[0107] The technical scheme of the embodiment can obtain the error correction function check data and the error correction position data for checking the error correction function of the error correction module by the error correction check module, and then send the error correction function check data to the error correction module, so that the error correction module can generate the to-be-checked solution check bit data according to the error correction array data and the error correction check bit data in the error correction function check data. After the error correction check module obtains the to-be-checked solution check bit data, the target error correction bit related data of the error correction array data can be determined according to the error correction array data and the to-be-checked solution check bit data, and then the error correction function check result of the error correction module can be determined according to the target error correction bit related data and the error correction position data. Since the target error correction bit related data can reflect the state of the potential error correction function of the error correction module, and the error correction position data can reflect the data position of the error data that can be recognized when the error correction module is in a normal state during the error correction function check, the error correction check module can accurately determine the abnormal state of the error correction function of the error correction module according to the target error correction bit related data and the error correction position data, thereby ensuring the accuracy of the output data of the error correction module, solving the problem that the fault of the error correction module cannot be found in time and the accuracy of the data transmission of the error correction module cannot be ensured due to the lack of error correction function detection of the error correction module in the prior art, and the fault of the error correction module can be found in time, and the accuracy of the data transmission of the error correction module can be ensured.

[0108] Optionally, the data acquisition module 310 is specifically configured to: acquire the original cache array data and the standard check bit data in the memory; perform data bit inversion processing on the original cache array data to obtain the error correction array data and the error correction position data; and determine the standard check bit data as the error correction check bit data.

[0109] Optionally, the data acquisition module 310 is specifically configured to: acquire the original array data, and perform data bit inversion processing on the original array data to obtain the original error correction array data and the error correction position data; send the original array data to the error correction module, so that the error correction module generates the standard check bit data according to the original array data; determine the original error correction array data as the error correction array data, and determine the standard check bit data as the error correction check bit data.

[0110] Optionally, the error correction module is configured to: determine current check bit data according to the error correction check bit data; determine target data bits in the error correction array data according to the current check bit data; and perform logical operation on the current check bit data and the target data bits in the error correction array data to obtain current solution check bit data of the to-be-checked solution check bit data.

[0111] Optionally, the target error correction bit related data determination module 330 is specifically configured to: determine reference solution check bit data and combined solution check bit data according to the to-be-checked solution check bit data; determine a reference value of the reference solution check bit data and a combined value of the combined solution check bit data; and determine target error correction bit related data of the error correction array data according to the reference value of the reference solution check bit data and the combined value of the combined solution check bit data.

[0112] Optionally, the target error correction bit related data includes error bit data and data positions of the error bit data; and the target error correction bit related data determination module 330 is specifically configured to: in a case where the reference value of the reference solution check bit data is a first reference value and the combined value of the combined solution check bit data is a first combined value, determine that the error bit data and the data positions of the error bit data are empty; in a case where the reference value of the reference solution check bit data is a second reference value and the combined value of the combined solution check bit data is the first combined value, determine that a number of the error bit data is a first number; compare the error correction function check data and the to-be-checked solution check bit data according to a same data bit comparison rule, and determine data positions of the error correction function check data that are different from the to-be-checked solution check bit data as the data positions of the error bit data; in a case where the reference value of the reference solution check bit data is the first reference value and the combined value of the combined solution check bit data is a second combined value, determine that the number of the error bit data is a second number, and the data positions of the error bit data are located in the error correction array data and / or the error correction function check data; in a case where the reference value of the reference solution check bit data is the second reference value and the combined value of the combined solution check bit data is the second combined value, determine that the number of the error bit data of the error correction module is the first number; perform target radix conversion on the combined value of the combined solution check bit data to obtain target radix error bit data; and determine the data positions of the error bit data according to the target radix error bit data.

[0113] Optionally, in the case where the data position of the error correction position data is determined to be the first quantity, the error correction function verification result determination module 340 is specifically configured to: in the case where the quantity of the error bit data is determined to be the first quantity, and the data position of the error bit data is the same as the error correction position data, it is determined that the error correction function of the error correction module is normal; in the case where the quantity of the error bit data is determined to be the first quantity, and the data position of the error bit data is located in one bit of the error correction function verification data, the quantity of the error bit data is the first quantity, and the data position of the error bit data is different from the error correction position data, the quantity of the error bit data is the second quantity, or the quantity of the error bit data is empty, it is determined that the error correction function of the error correction module is abnormal, and the error correction function verification result is sent to the target data processing module.

[0114] The error correction module detection device described above can perform the error correction module detection method provided by any embodiment of the present application, has the function modules and beneficial effects corresponding to the execution method. Technical details not described in detail in the present embodiment can be referred to the error correction module detection method provided by any embodiment of the present application.

[0115] Since the error correction module detection device described above is a device that can perform the error correction module detection method in the embodiments of the present application, based on the error correction module detection method described in the embodiments of the present application, those skilled in the art can understand the specific implementation of the error correction module detection device of the present embodiment and its various forms, so here the error correction module detection device how to realize the error correction module detection method in the embodiments of the present application will not be introduced in detail. As long as the device used to implement the error correction module detection method in the embodiments of the present application is implemented by those skilled in the art, it belongs to the scope of the present application.

[0116] Embodiment four

[0117] Figure 6 A structural schematic diagram of an electronic device provided by the fourth embodiment of the present application. Figure 6 A block diagram of an electronic device 412 suitable for use in implementing embodiments of the present application is shown. Figure 6 The electronic device 412 shown is merely one example. It should not be considered limiting to the scope of the embodiments of the present application. The electronic device 412 can be, for example, a computer device or a server device, etc.

[0118] As shown in Figure 6 The electronic device 412 is in the form of a general computing device. The components of the electronic device 412 can include, but are not limited to, one or more processors 416, a storage device 428, and a bus 418 connecting different system components, including the storage device 428 and the processor 416.

[0119] Bus 418 represents one or more of several bus architectures, including memory buses or memory controllers, peripheral buses, graphics acceleration ports, processors, or local buses using any of the various bus architectures. Examples of these architectures include, but are not limited to, Industry Standard Architecture (ISA) buses, MicroChannel Architecture (MCA) buses, Enhanced ISA buses, Video Electronics Standards Association (VESA) local buses, and Peripheral Component Interconnect (PCI) buses.

[0120] Electronic device 412 typically includes a variety of computer system readable media. These media can be any available media that can be accessed by electronic device 412, including volatile and non-volatile media, removable and non-removable media.

[0121] Storage device 428 may include computer system readable media in the form of volatile memory, such as random access memory (RAM) 430 and / or cache memory 432. Electronic device 412 may further include other removable / non-removable, volatile / non-volatile computer system storage media. By way of example only, storage system 434 may be used to read and write non-removable, non-volatile magnetic media (… Figure 6 Not shown; usually referred to as a "hard drive"). Although Figure 6 Not shown, a disk drive for reading and writing to a removable non-volatile disk (e.g., a "floppy disk") and an optical disc drive for reading and writing to a removable non-volatile optical disc (e.g., a compact disc-read-only memory (CD-ROM), a digital video disc-read-only memory (DVD-ROM), or other optical media) may be provided. In these cases, each drive may be connected to bus 418 via one or more data media interfaces. Storage device 428 may include at least one program product having a set (e.g., at least one) of program modules configured to perform the functions of the embodiments of the present invention.

[0122] Program 436, having a set (at least one) of program modules 426, can be stored in storage 428, for example, as illustrated, such program modules 426 include, but are not limited to, an operating system, one or more application programs, other program modules, and program data, and each of such examples, or some combination thereof, can include implementation of a network environment. Program modules 426 generally carry out the functions and / or methodologies of embodiments described herein.

[0123] Electronic device 412 can also communicate with one or more external devices 414 (such as a keyboard or a pointing device, camera, display 424, etc.) that can enable a user to interact with electronic device 412 and / or one or more devices that enable a user to interact with electronic device 412 and / or any devices (e.g., network card, modem, etc.) that enable electronic device 412 to communicate with one or more other computing devices. Such communication can occur via Input / Output (I / O) interface 422. Still yet, electronic device 412 can communicate with one or more networks (such as a local area network (LAN), a wide area network (WAN), and / or the Internet through network adapter 420. As depicted, network adapter 420 communicates with the other components of electronic device 412 via bus 418. It should be appreciated that although not shown, other hardware and / or software components could be used in conjunction with electronic device 412. These include, but are not limited to, microcode, device drivers, redundant processing units, external disk drive arrays, RAID systems, tape drives, and data archival storage systems, etc.

[0124] Processor 416 performs functions of various applications and data processing by running programs stored in storage 428, such as implementing the error correction module detection method provided by the above-described embodiments of the present application: obtaining error correction function verification data and error correction position data for verifying error correction function of an error correction module, wherein the error correction function verification data includes error correction array data and error correction check bit data; sending the error correction function verification data to the error correction module to generate to-be-verified check bit data according to the error correction array data and the error correction check bit data by the error correction module; and determining an error correction function verification result of the error correction module according to target error correction position associated data and the error correction position data.

[0125] The technical scheme of the embodiment obtains error correction function verification data and error correction position data for verifying the error correction function of the error correction module, and then sends the error correction function verification data to the error correction module, so that the error correction module generates to-be-verified solution check bit data according to the error correction array data and the error correction check bit data in the error correction function verification data. After the error correction check module obtains the to-be-verified solution check bit data, the target error correction bit association data of the error correction array data can be determined according to the error correction array data and the to-be-verified solution check bit data, and then the error correction function verification result of the error correction module can be determined according to the target error correction bit association data and the error correction position data. Since the target error correction bit association data can reflect the state of the potential error correction function of the error correction module, and the error correction position data can reflect the data position of the error data that can be identified when the error correction function of the error correction module is verified under the condition that the function of the error correction module is normal, the error correction check module can accurately determine the abnormal state of the error correction function of the error correction module according to the target error correction bit association data and the error correction position data, thereby ensuring the accuracy of the output data of the error correction module, solving the problem that the fault of the error correction module cannot be found in time and the accuracy of the data transmission of the error correction module cannot be ensured due to the lack of error correction function detection of the error correction module, and the fault of the error correction module can be found in time, and the accuracy of the data transmission of the error correction module is ensured.

[0126] Embodiment five

[0127] The embodiment five also provides a computer storage medium storing a computer program, which, when executed by a computer processor, is used to execute the error correction module detection method of any one of the above-mentioned embodiments of the application: obtaining error correction function verification data and error correction position data for verifying the error correction function of the error correction module, wherein the error correction function verification data includes error correction array data and error correction check bit data; sending the error correction function verification data to the error correction module, so that the error correction module generates to-be-verified solution check bit data according to the error correction array data and the error correction check bit data; and determining the error correction function verification result of the error correction module according to the target error correction bit association data and the error correction position data.

[0128] The computer storage medium of the embodiments of the present application can adopt any combination of one or more computer readable media. The computer readable medium can be a computer readable signal medium or a computer readable storage medium. The computer readable storage medium may, for example, but is not limited to, an electrical, magnetic, optical, electromagnetic, infrared, or semiconductor system, device or apparatus, or any combination thereof. More specific examples (non-exhaustive list) of the computer readable storage medium include: an electrical connection having one or more wires, a portable computer diskette, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM) or a flash memory, an optical fiber, a portable compact disk read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the above. In this document, the computer readable storage medium can be any tangible medium containing or storing a program that can be used by or in connection with an instruction execution system, device or apparatus.

[0129] The computer readable signal medium can include a data signal propagating in baseband or propagating as a carrier wave in a propagated signal, in which computer readable program code is embodied. Such propagated signal can take a variety of forms, including, but not limited to, electro-magnetic, optical, or any suitable combination thereof. The computer readable signal medium can also be any computer readable medium that is not a storage medium and that can communicate, propagate or transport program for use by or in connection with an instruction execution system, apparatus, or device.

[0130] The program code contained on the computer readable medium can be transmitted using any suitable medium, including, but not limited to, wireless, wire line, optical fiber cable, radio frequency (RF), or any suitable combination thereof.

[0131] Computer program code for carrying out operations of the present application can be written in any combination of one or more programming languages, including an object oriented programming language such as Java, Smalltalk, C++ or the like and conventional procedural programming languages, such as the "C" programming language or similar programming languages. The program code can execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server. In the latter scenario, the remote computer can be connected to the user's computer through any type of network, including a local area network (LAN) or a wide area network (WAN), or the connection can be made to an external computer (for example, through the Internet using an Internet Service Provider).

[0132] It is to be understood that the above description is directed to the preferred embodiments and that those skilled in the art will be able to devise various modifications which, although not specifically described herein, embody the principles of the application and are included within the spirit and scope of the application. Accordingly, while the preferred embodiments have been described above, those skilled in the art will understand that they are not to be limited to the preferred embodiments, but are to include all such embodiments falling within the scope of the application as defined by the appended claims.

Claims

1. A method of error module detection, the method comprising: The application is applied to an error correction checking module, comprising: obtaining error correction function checking data and error correction position data for checking the error correction function of an error correction module, wherein the error correction function checking data comprises error correction array data and error correction check bit data; sending the error correction function checking data to the error correction module to generate to-be-checked solution check bit data from the error correction array data and the error correction check bit data by the error correction module; determining target error correction bit correlation data of the error correction array data according to the error correction array data and the to-be-checked solution check bit data; determining an error correction function checking result of the error correction module according to the target error correction bit correlation data and the error correction position data; the determination of the target error correction bit correlation data of the error correction array data according to the error correction array data and the to-be-checked solution check bit data comprises: determining reference solution check bit data and combined solution check bit data according to the to-be-checked solution check bit data; determining a reference value of the reference solution check bit data and a combined value of the combined solution check bit data; and determining the target error correction bit correlation data of the error correction array data according to the reference value of the reference solution check bit data and the combined value of the combined solution check bit data; the target error correction bit correlation data comprises error bit data and data positions of the error bit data; the determination of the target error correction bit correlation data of the error correction array data according to the reference value of the reference solution check bit data and the combined value of the combined solution check bit data comprises: in a case where the reference value of the reference solution check bit data is a first reference value and the combined value of the combined solution check bit data is a first combined value, determining that the error bit data and the data positions of the error bit data are empty; in a case where the reference value of the reference solution check bit data is a second reference value and the combined value of the combined solution check bit data is the first combined value, determining that the number of the error bit data is a first number; comparing the error correction function checking data and the to-be-checked solution check bit data according to a same data bit comparison rule, and determining data positions of the error bit data in the error correction function checking data different from the to-be-checked solution check bit data; in a case where the reference value of the reference solution check bit data is the first reference value and the combined value of the combined solution check bit data is a second combined value, determining that the number of the error bit data is a second number, and the data positions of the error bit data are located in the error correction array data and / or the error correction function checking data; in a case where the reference value of the reference solution check bit data is the second reference value and the combined value of the combined solution check bit data is the second combined value, determining that the number of the error bit data of the error correction module is the first number; performing target radix conversion on the combined value of the combined solution check bit data to obtain target radix error bit data; and determining data positions of the error bit data according to the target radix error bit data.

2. The method of claim 1, wherein, the obtaining of the error correction function checking data and the error correction position data for checking the error correction function of the error correction module comprises: Obtaining original cache array data and standard check bit data in a memory; Performing data bit inversion processing on the original cache array data to obtain the error correction array data and the error correction position data; The standard check bit data is determined as the error correction check bit data.

3. The method of claim 1, wherein, The error correction function check data and the error correction position data for checking the error correction function of the error correction module are obtained, including: Obtaining original array data and performing data bit inversion processing on the original array data to obtain original error correction array data and the error correction position data; The original array data is sent to the error correction module to generate standard check bit data according to the original array data by the error correction module; The original error correction array data is determined as the error correction array data, and the standard check bit data is determined as the error correction check bit data.

4. The method of claim 1, wherein, The error correction module is used to: Determine the current check bit data according to the error correction check bit data; Determine the target data bit in the error correction array data according to the current check bit data; Performing logical operation on the current check bit data and the target data bit in the error correction array data to obtain the current solution check bit data of the to-be-checked solution check bit data.

5. The method of claim 1, wherein, In a case where the data position of the error correction position data is determined to be a first number, the error correction function check result of the error correction module is determined according to the target error correction bit associated data and the error correction position data, including: In a case where the number of error bit data is determined to be a first number, and the data position of the error bit data is the same as the error correction position data, it is determined that the error correction function of the error correction module is normal; In a case where the number of error bit data is determined to be a first number and the data position of the error bit data is located in one bit of the error correction function check data, the number of error bit data is a first number and the data position of the error bit data is different from the error correction position data, the number of error bit data is a second number, or the number of error bit data is empty, it is determined that the error correction function of the error correction module is abnormal, and the error correction function check result is sent to a target data processing module.

6. An error correction module detection apparatus, characterized by, Including: The data acquisition module is used to obtain error correction function check data and error correction position data for checking the error correction function of the error correction module, wherein the error correction function check data includes error correction array data and error correction check bit data; The data sending module is used to send the error correction function check data to the error correction module to generate to-be-checked solution check bit data according to the error correction array data and the error correction check bit data by the error correction module; The target error correction bit associated data determination module is used to determine the target error correction bit associated data of the error correction array data according to the error correction array data and the to-be-checked solution check bit data; The error correction function check result determination module is used to determine the error correction function check result of the error correction module according to the target error correction bit associated data and the error correction position data; The target error correction bit related data determination module is specifically configured to: determine reference error correction bit data and combined error correction bit data according to the to-be-verified error correction bit data; determine a reference value of the reference error correction bit data and a combined value of the combined error correction bit data; and determine target error correction bit related data of the error correction array data according to the reference value of the reference error correction bit data and the combined value of the combined error correction bit data. The target error correction bit related data includes error bit data and a data position of the error bit data; and the target error correction bit related data determination module is specifically configured to: determine that the error bit data and the data position of the error bit data are empty in a case where the reference value of the reference error correction bit data is a first reference value and the combined value of the combined error correction bit data is a first combined value; determine that a quantity of the error bit data is a first quantity in a case where the reference value of the reference error correction bit data is a second reference value and the combined value of the combined error correction bit data is the first combined value; compare the error correction function verification data and the to-be-verified error correction bit data according to a same data bit comparison rule, and determine a data position of the error correction function verification data that is different from the to-be-verified error correction bit data as the data position of the error bit data; determine that the quantity of the error bit data is a second quantity and that the data position of the error bit data is located in the error correction array data and / or the error correction function verification data in a case where the reference value of the reference error correction bit data is the first reference value and the combined value of the combined error correction bit data is a second combined value; determine that the quantity of the error bit data of the error correction module is the first quantity in a case where the reference value of the reference error correction bit data is the second reference value and the combined value of the combined error correction bit data is the second combined value; perform target radix conversion on the combined value of the combined error correction bit data to obtain target radix error bit data; and determine the data position of the error bit data according to the target radix error bit data.

7. An electronic device, comprising: The electronic device includes: one or more processors; a memory device for storing one or more programs; when the one or more programs are executed by the one or more processors, the one or more processors implement the error correction module detection method of any one of claims 1-5.

8. A computer storage medium having stored thereon a computer program, characterized in that The program is executed by the processor to implement the error correction module detection method of any one of claims 1-5.

Citation Information

Patent Citations

  • Error checking and correcting verification module and data reading-writing method thereof

    CN102339641A

  • Apparatus and method for generating error code for block comprising plurality of data bits and plurality of address bits

    CN107436821A