Encoding construction method, device and non-volatile computer readable storage medium

By segmenting and transforming the bit sequence to be encoded, and using multiple physical encoders in parallel, serial, or mixed modes for polar code encoding, the problem of the unadjustable encoding method in existing technologies is solved, thereby improving encoding flexibility and efficiency.

CN116318180BActive Publication Date: 2026-03-03CHINA TELECOM CORP LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202111561569.1
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2021-12-20
Publication Date
2026-03-03
Estimated Expiration
2041-12-20

Smart Images

  • Figure CN116318180B_ABST
    Figure CN116318180B_ABST
Patent Text Reader

Abstract

This disclosure relates to a method and apparatus for constructing an encoding, and a non-volatile computer-readable storage medium, belonging to the field of encoding technology. The method for constructing the encoding includes: segmenting a bit sequence to be encoded to obtain multiple w-segments; performing segment transformation on the multiple w-segments to obtain multiple b-segments; and selecting an appropriate encoding execution method according to encoding requirements to encode the multiple b-segments to obtain an encoded bit sequence. The technical solution of this disclosure can dynamically adjust the encoding method according to encoding requirements, thereby improving encoding flexibility.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This disclosure relates to the field of coding technology, and in particular to a method for constructing codes, a means for constructing codes, and a non-volatile computer-readable storage medium. Background Technology

[0002] By performing channel combination and channel decomposition operations on discrete memoryless channels, it is possible to increase the capacity of some channels and decrease the capacity of others while keeping the total channel capacity unchanged, thus exhibiting channel polarization.

[0003] The basic idea of ​​polar code encoding is that when the channel becomes polarized, part of the channel capacity tends to 1, another part tends to 0, and yet another part is between 1 and 0.

[0004] In related technologies, polar code encoding is accomplished by a single-length polar code encoder. Summary of the Invention

[0005] The inventors of this disclosure have discovered the following problem in the above-mentioned related technologies: the encoding method cannot be dynamically adjusted according to encoding requirements, resulting in a lack of encoding flexibility.

[0006] In view of this, this disclosure proposes a coding construction technology that can dynamically adjust the coding method according to coding requirements, thereby improving coding flexibility.

[0007] According to some embodiments of this disclosure, a method for constructing an encoding is provided, including: segmenting a bit sequence to be encoded to obtain multiple w sub-segments; performing sub-segment transformation on the multiple w sub-segments to obtain multiple b sub-segments; and selecting an appropriate encoding execution method according to encoding requirements to encode the multiple b sub-segments to obtain an encoded bit sequence.

[0008] In some embodiments, segmenting a bit sequence of length N to be encoded to obtain multiple w segments includes: segmenting the bit sequence of length N to be encoded to obtain m w segments of length n, where N and m are integer powers of 2, N = m × n; performing segment transformation on the multiple w segments to obtain multiple b segments includes: performing segment transformation on the m w segments of length n to obtain m b segments of length n; and encoding the multiple b segments includes: performing polar code encoding on the multiple b segments.

[0009] In some embodiments, according to the encoding requirements, selecting the appropriate encoding execution method to encode multiple b segments to obtain an encoded bit sequence includes: when the encoding requirement is to shorten the processing time, using multiple physical encoders to perform polar code encoding on multiple b segments in parallel to obtain multiple encoded bit segments; and assembling the multiple encoded bit segments into an encoded bit sequence.

[0010] In some embodiments, according to the encoding requirements, selecting the appropriate encoding execution method to encode multiple b segments to obtain an encoded bit sequence includes: when the encoding requirement is to save hardware configuration, using a physical encoder to perform polar code encoding on multiple b segments in a serial manner to obtain multiple encoded bit segments; and assembling the multiple encoded bit segments into an encoded bit sequence.

[0011] In some embodiments, according to the encoding requirements, selecting the appropriate encoding execution method to encode multiple b segments to obtain an encoded bit sequence includes: according to the encoding requirements, using multiple polar code encoders to perform polar code encoding on multiple b segments in a mixed serial and parallel manner to obtain multiple encoded bit segments; and assembling the multiple encoded bit segments into an encoded bit sequence.

[0012] In some embodiments, encoding multiple b segments to obtain an encoded bit sequence includes: encoding the i-th b segment b... 1,i n Perform polar code encoding to obtain the corresponding encoded bit segment x 1,i n =b 1,i n G n,i , where n is the length of the w sub-segment, G n,i Generate the polar code matrix corresponding to the i-th b-segment.

[0013] According to some other embodiments of this disclosure, an encoding construction apparatus is provided, comprising: a segmentation unit for segmenting a bit sequence to be encoded into multiple w segments; a segment transformation unit for performing segment transformation on the multiple w segments to obtain multiple b segments; and an encoding unit for selecting an appropriate encoding execution method according to encoding requirements to encode the multiple b segments to obtain an encoded bit sequence.

[0014] In some embodiments, the segmentation unit segments the bit sequence to be encoded of length N into m w segments of length n, where N and m are integer powers of 2, and N = m × n; the segment transformation unit performs segment transformation on the m w segments of length n to obtain m b segments of length n; and the encoding unit performs polar code encoding on the plurality of b segments.

[0015] In some embodiments, when the encoding requirement is to shorten the processing time, the encoding unit uses multiple physical encoders to perform polar code encoding on multiple b segments in parallel to obtain multiple encoded bit segments, and then combines the multiple encoded bit segments into an encoded bit sequence.

[0016] In some embodiments, when the encoding requirement is to save on hardware configuration, the encoding unit uses a physical encoder to perform polar code encoding on multiple b segments in a serial manner to obtain multiple encoded bit segments, and then combines the multiple encoded bit segments into an encoded bit sequence.

[0017] In some embodiments, the encoding unit uses multiple polar code encoders to perform polar code encoding on multiple b segments in a mixed serial and parallel manner according to encoding requirements, thereby obtaining multiple encoded bit segments, and then assembling the multiple encoded bit segments into an encoded bit sequence.

[0018] In some embodiments, the encoding unit encodes the i-th b-th segment b. 1,i n Perform polar code encoding to obtain the corresponding encoded bit segment x 1,i n =b 1,i n G n,i , where n is the length of the w sub-segment, G n,i Generate the polar code matrix corresponding to the i-th b-segment.

[0019] According to further embodiments of the present disclosure, an encoding construction apparatus is provided, comprising: a memory; and a processor coupled to the memory, the processor being configured to execute the encoding construction method of any of the above embodiments based on instructions stored in the memory device.

[0020] According to further embodiments of the present disclosure, a non-volatile computer-readable storage medium is provided having a computer program stored thereon that, when executed by a processor, implements the encoding construction method of any of the above embodiments.

[0021] In the above embodiments, the bit sequence to be encoded is divided into multiple w segments for encoding, which can dynamically adjust the encoding method according to the encoding requirements, thereby improving the encoding flexibility. Attached Figure Description

[0022] The accompanying drawings, which form part of this specification, illustrate embodiments of this disclosure and, together with the specification, serve to explain the principles of this disclosure.

[0023] This disclosure will become clearer with reference to the accompanying drawings and the following detailed description:

[0024] Figure 1 Flowcharts illustrating some embodiments of the encoding construction methods of this disclosure;

[0025] Figure 2 Schematic diagrams illustrating some embodiments of the encoding construction method of this disclosure;

[0026] Figure 3Schematic diagrams illustrating some embodiments of the polar code decoding method of this disclosure;

[0027] Figure 4 Block diagrams illustrating some embodiments of the encoding construction apparatus of this disclosure;

[0028] Figure 5 Block diagrams illustrating further embodiments of the encoding construction apparatus of this disclosure;

[0029] Figure 6 Block diagrams illustrating further embodiments of the coding construction apparatus of this disclosure are shown. Detailed Implementation

[0030] Various exemplary embodiments of the present disclosure will now be described in detail with reference to the accompanying drawings. It should be noted that, unless otherwise specifically stated, the relative arrangement, numerical expressions, and values ​​of the components and steps set forth in these embodiments do not limit the scope of the present disclosure.

[0031] At the same time, it should be understood that, for ease of description, the dimensions of the various parts shown in the accompanying drawings are not drawn according to actual scale.

[0032] The following description of at least one exemplary embodiment is merely illustrative and is in no way intended to limit this disclosure or its application or use.

[0033] Techniques, methods, and equipment known to those skilled in the art may not be discussed in detail, but where appropriate, they should be considered part of the specification.

[0034] In all examples shown and discussed herein, any specific values ​​should be interpreted as merely exemplary and not as limitations. Therefore, other examples of exemplary embodiments may have different values.

[0035] It should be noted that similar labels and letters in the following figures indicate similar items; therefore, once an item is defined in one figure, it does not need to be discussed further in subsequent figures.

[0036] To address the aforementioned technical problems, this disclosure uses m polar code encoders of length n to achieve the encoding effect of a polar code encoder of length N, where N = m × n. The encoding by the m polar code encoders can be performed serially m times by a single physical encoder to save hardware configuration, but requires m times the processing time; alternatively, the encoding can be performed in parallel simultaneously by the m physical encoders to shorten the processing time, but still requires m times the hardware configuration; alternatively, multiple physical encoders can perform a hybrid serial and parallel encoding to balance hardware configuration and processing time requirements, providing flexibility to meet different needs.

[0037] For example, the technical solution of this disclosure can be implemented through the following embodiments.

[0038] Figure 1 Flowcharts illustrating some embodiments of the coding construction methods of this disclosure are shown.

[0039] like Figure 1 As shown, in step 110, the bit sequence to be encoded is segmented to obtain multiple w sub-segments.

[0040] In some embodiments, the bit sequence to be encoded of length N is segmented to obtain m sub-segments w of length n, where N and m are integer powers of 2, N = m × n. For example, the bit sequence to be encoded u1 N After segmentation, it is divided into m sub-segments of length n, each named w.

[0041] In step 120, multiple w segments are transformed to obtain multiple b segments.

[0042] In some embodiments, m w segments of length n are transformed into m b segments of length n. For example, m w segments are transformed into w→b segments to obtain m b segments of length n.

[0043] In some embodiments, the sub-segment transformation from w sub-segments to b sub-segments is as follows: performing an XOR operation on multiple w sub-segments to obtain the corresponding b sub-segments; the m-th b sub-segment is the m-th w sub-segment, and no XOR operation is required. For example, different b sub-segments can be obtained by performing XOR operations on different w sub-segments.

[0044] For example, the transformation formula for the w->b sub-segment is shown below:

[0045]

[0046] Among them, b i n Let w represent the i-th sub-segment b, where the length of the sub-segment b is n. i n Let w represent the i-th w-th sub-segment, where the length of the w-th sub-segment is n. The equation holds true for bits at the same position within sub-segments with the same index.

[0047] In step 130, according to the encoding requirements, an appropriate encoding execution method is selected to encode multiple b-segments, resulting in an encoded bit sequence. For example, polar code encoding is performed on multiple b-segments.

[0048] In some embodiments, when the encoding requirement is to shorten the processing time, multiple physical encoders are used to perform polar code encoding on multiple b segments in parallel to obtain multiple encoded bit segments; the multiple encoded bit segments are then combined into an encoded bit sequence.

[0049] For example, encoding can be performed in parallel by m physical encoders to reduce processing time, but this requires m times the hardware configuration.

[0050] For example, for the i-th sub-segment b 1,i n Perform polar code encoding to obtain the corresponding encoded bit segment x 1,i n =b 1, i n G n,i , where n is the length of the w sub-segment, G n,i Generate the polar code matrix corresponding to the i-th b-segment.

[0051] For example, m bit segments are polar-coded by m segment encoders respectively to obtain coded bit segments x. 1,i n m x 1,i n The sub-segments form a coded bit sequence x1 of the length of the mother code. N The sub-segment encoding formula is x. 1,i n =b 1,i n G n,i , i = 1, 2, 3, ..., m.

[0052] In some embodiments, where the encoding requirement is to save on hardware configuration, a single physical encoder is used to perform polar code encoding on multiple b segments in a serial manner to obtain multiple encoded bit segments; the multiple encoded bit segments are then combined into an encoded bit sequence.

[0053] For example, the encoding of m polar code encoders can be performed serially by a single physical encoder to save hardware configuration, but requires m times the processing time.

[0054] In some embodiments, according to encoding requirements, multiple polar code encoders are used to perform polar code encoding on multiple b segments in a mixed serial and parallel manner to obtain multiple coded bit segments; the multiple coded bit segments are then combined into a coded bit sequence.

[0055] For example, serial and parallel hybrid encoding can be performed by multiple physical encoders to provide flexibility to meet different requirements.

[0056] Figure 2 Schematic diagrams illustrating some embodiments of the coding construction methods of this disclosure.

[0057] like Figure 2 As shown, the bit sequence to be encoded is u1 N After segmentation, it is divided into m sub-segments of length n, each named w.

[0058] The m w segments are transformed into the w→b segments to obtain m b segments of length n.

[0059] Each of the m b segments is polar-coded by an m segment encoder to obtain the coded bit segment x. 1,i n .

[0060] m x 1,i n The sub-segments form a coded bit sequence x1 of the length of the mother code. N .

[0061] For example, the sub-segment encoding formula is x 1,i n =b 1,i n G n,i Let i = 1, 2, 3, ..., m, and N and m be integer powers of 2, N = m × n, G n,i Let be the generator matrix of the encoder for the i-th sub-segment.

[0062] For example, encoding by m polar code encoders can be performed serially by a single physical encoder to save hardware configuration, but requires m times the processing time; encoding can be performed in parallel by m physical encoders to shorten the processing time, but requires m times the hardware configuration; or encoding can be performed by multiple physical encoders in a hybrid serial and parallel manner to provide flexibility to meet different requirements.

[0063] Figure 3 Schematic diagrams illustrating some embodiments of the polar code decoding method of this disclosure.

[0064] like Figure 3 As shown, multiple CRC-SCL (Cyclic Redundancy Check-List Consecutive Elimination) decoders are used, and the segment reverse encoding formula is applied to multiple y segments of the bit sequence to be decoded. 1,i n Decoding yields multiple 'a' sub-segments. The bit sequence to be decoded is a log-likelihood ratio sequence. For example, the sub-segment reverse encoding formula can be: G n,i -1 For G n,i The inverse of the generated matrix.

[0065] Using the a->v sub-segment transformation formula, multiple 'a' sub-segments can be transformed into multiple 'v' sub-segments.

[0066] in, This represents the i-th sub-segment 'a', with a length of n. Let v represent the i-th v sub-segment, with a length of n. The equation holds true for bits at the same position in sub-segments with the same index.

[0067] The a->v sub-segment transformation formula on the decoder side corresponds to the w->b sub-segment transformation formula on the encoder side.

[0068] For multiple v subsegments Composed of sequences Merge to obtain Will As a decoding bit sequence

[0069] Figure 4 Block diagrams illustrating some embodiments of the coding construction apparatus of this disclosure are shown.

[0070] like Figure 4 As shown, the encoding construction device 4 includes: a segmentation unit 41, used to segment the bit sequence to be encoded to obtain multiple w sub-segments; a sub-segment transformation unit 42, used to perform sub-segment transformation on the multiple w sub-segments to obtain multiple b sub-segments; and an encoding unit 43, used to select the appropriate encoding execution mode according to the encoding requirements, and encode the multiple b sub-segments to obtain an encoded bit sequence.

[0071] In some embodiments, the segmentation unit 41 segments the bit sequence to be encoded of length N into m w sub-segments of length n, where N and m are integer powers of 2, and N = m × n; the sub-segment transformation unit performs sub-segment transformation on the m w sub-segments of length n to obtain m b sub-segments of length n; and the encoding unit performs polar code encoding on the multiple b sub-segments.

[0072] In some embodiments, when the encoding requirement is to shorten the processing time, the encoding unit 43 uses multiple physical encoders to perform polar code encoding on multiple b segments in parallel to obtain multiple encoded bit segments, and then combines the multiple encoded bit segments into an encoded bit sequence.

[0073] In some embodiments, when the encoding requirement is to save hardware configuration, the encoding unit 43 uses a physical encoder to perform polar code encoding on multiple b segments in a serial manner to obtain multiple encoded bit segments, and then combines the multiple encoded bit segments into an encoded bit sequence.

[0074] In some embodiments, the encoding unit 43 uses multiple polar code encoders to perform polar code encoding on multiple b segments in a mixed serial and parallel manner according to the encoding requirements, thereby obtaining multiple encoded bit segments, and then assembling the multiple encoded bit segments into an encoded bit sequence.

[0075] In some embodiments, encoding unit 43 pairs the i-th b-segment b. 1,in Perform polar code encoding to obtain the corresponding encoded bit segment x 1,i n =b 1,i n G n,i , where n is the length of the w sub-segment, G n,i Generate the polar code matrix corresponding to the i-th b-segment.

[0076] Figure 5 Block diagrams illustrating other embodiments of the coding construction apparatus of this disclosure are shown.

[0077] like Figure 5 As shown, the encoding construction apparatus 5 of this embodiment includes: a memory 51 and a processor 52 coupled to the memory 51, the processor 52 being configured to execute the encoding construction method of any embodiment of this disclosure based on instructions stored in the memory 51.

[0078] The memory 51 may include, for example, system memory, fixed non-volatile storage media, etc. The system memory stores, for example, the operating system, application programs, a boot loader, a database, and other programs.

[0079] Figure 6 Block diagrams illustrating further embodiments of the coding construction apparatus of this disclosure are shown.

[0080] like Figure 6 As shown, the encoding construction apparatus 6 of this embodiment includes: a memory 610 and a processor 620 coupled to the memory 610. The processor 620 is configured to execute the encoding construction method of any of the foregoing embodiments based on instructions stored in the memory 610.

[0081] The memory 610 may include, for example, system memory, fixed non-volatile storage media, etc. The system memory may store, for example, the operating system, application programs, a boot loader, and other programs.

[0082] The encoding structure 6 may also include an input / output interface 630, a network interface 640, and a storage interface 650. These interfaces 630, 640, and 650, as well as the memory 610 and processor 620, can be connected, for example, via a bus 660. The input / output interface 630 provides a connection interface for input / output devices such as a monitor, mouse, keyboard, touchscreen, microphone, and speakers. The network interface 640 provides a connection interface for various networked devices. The storage interface 650 provides a connection interface for external storage devices such as SD cards and USB flash drives.

[0083] Those skilled in the art will understand that embodiments of this disclosure can be provided as methods, systems, or computer program products. Therefore, this disclosure can take the form of a completely hardware embodiment, a completely software embodiment, or an embodiment combining software and hardware aspects. Furthermore, this disclosure can take the form of a computer program product embodied on one or more computer-usable non-transitory storage media containing computer-usable program code, including but not limited to disk storage, CD-ROM, optical storage, etc.

[0084] The methods for constructing codes, the means for constructing codes, and the non-volatile computer-readable storage medium according to this disclosure have been described in detail. To avoid obscuring the concept of this disclosure, some details known in the art have not been described. Those skilled in the art will fully understand how to implement the technical solutions disclosed herein based on the above description.

[0085] The methods and systems of this disclosure may be implemented in many ways. For example, they may be implemented by software, hardware, firmware, or any combination of software, hardware, and firmware. The above-described order of steps for the methods is for illustrative purposes only, and the steps of the methods of this disclosure are not limited to the order specifically described above unless otherwise specifically stated. Furthermore, in some embodiments, this disclosure may also be implemented as a program recorded on a recording medium, the program including machine-readable instructions for implementing the methods according to this disclosure. Thus, this disclosure also covers recording media storing programs for performing the methods according to this disclosure.

[0086] While specific embodiments of this disclosure have been described in detail by way of example, those skilled in the art should understand that the examples are for illustrative purposes only and not intended to limit the scope of this disclosure. Those skilled in the art should understand that modifications can be made to the above embodiments without departing from the scope and spirit of this disclosure. The scope of this disclosure is defined by the appended claims.

Claims

1. A method for constructing an encoding, comprising: The bit sequence to be encoded of length N is segmented to obtain multiple w sub-segments, where N is an integer power of 2; Sub-segment transformation is performed on the multiple w sub-segments to obtain multiple b sub-segments; Based on the encoding requirements, a suitable encoding execution method is selected to encode the multiple b-segments, resulting in an encoded bit sequence. The step of selecting an appropriate encoding execution method according to encoding requirements and encoding the multiple b segments to obtain an encoded bit sequence includes: According to the encoding requirements, multiple polar code encoders are used to perform polar code encoding on the multiple b segments in a mixed serial and parallel manner to obtain multiple encoded bit segments; The plurality of coded bit segments are combined to form the coded bit sequence. The step of segmenting the bit sequence to be encoded of length N to obtain multiple w sub-segments includes: The bit sequence to be encoded of length N is segmented to obtain m sub-segments w of length n, where m is an integer power of 2 and N = m. n; The step of performing sub-segment transformation on the plurality of w sub-segments to obtain a plurality of b sub-segments includes: Perform an XOR operation on the m w segments of length n to obtain m b segments of length n. Different b segments are obtained by performing an XOR operation on different w segments. The encoding of the plurality of b sub-segments includes: Polar code encoding is performed on the multiple b-segments.

2. The construction method according to claim 1, wherein, The step of selecting an appropriate encoding execution method according to the encoding requirements and encoding the multiple b segments to obtain the encoded bit sequence includes: When the encoding requirement is to shorten the processing time, multiple physical encoders are used to perform polar code encoding on the multiple b segments in parallel to obtain multiple encoded bit segments; The plurality of coded bit segments are combined to form the coded bit sequence.

3. The construction method according to claim 1, wherein, The step of selecting an appropriate encoding execution method according to the encoding requirements and encoding the multiple b segments to obtain the encoded bit sequence includes: To save on hardware configuration, a single physical encoder is used to perform polar code encoding on the multiple b segments in a serial manner to obtain multiple encoded bit segments. The plurality of coded bit segments are combined to form the coded bit sequence.

4. The construction method according to any one of claims 1-3, wherein, The encoding of the plurality of b segments to obtain the encoded bit sequence includes: For the i-th sub-segment b 1,i n Perform polar code encoding to obtain the corresponding encoded bit segment x 1,i n = b 1,i n G n,i , where n is the length of the w sub-segment, G n,i Generate the polar code matrix corresponding to the i-th b-segment.

5. A coding construction device, comprising: The segmentation unit is used to segment a bit sequence of length N to be encoded into multiple w sub-segments, where N is an integer power of 2. A sub-segment transformation unit is used to perform sub-segment transformation on the plurality of w sub-segments to obtain a plurality of b sub-segments; The encoding unit is used to select the appropriate encoding execution method according to the encoding requirements, and to encode the multiple b-segments to obtain an encoded bit sequence. The encoding unit, according to the encoding requirements, uses multiple polar code encoders to perform polar code encoding on the multiple b segments in a mixed serial and parallel manner to obtain multiple coded bit segments, and then combines the multiple coded bit segments into the coded bit sequence. The segmentation unit segments the bit sequence to be encoded of length N into m sub-segments w of length n, where N and m are integer powers of 2, and N = m. n; The sub-segment transformation unit performs an XOR operation on m w sub-segments of length n to obtain m b sub-segments of length n. Different b sub-segments are obtained by performing an XOR operation on different w sub-segments. The encoding unit performs polar code encoding on multiple b-segments.

6. The constructing device according to claim 5, wherein, When the encoding requirement is to shorten the processing time, the encoding unit uses multiple physical encoders to perform polar code encoding on the multiple b segments in parallel to obtain multiple coded bit segments, and then combines the multiple coded bit segments into the coded bit sequence.

7. The constructing device according to claim 5, wherein, To save on hardware configuration, the encoding unit uses a physical encoder to perform polar code encoding on the multiple b segments in a serial manner to obtain multiple encoded bit segments, and then combines the multiple encoded bit segments into the encoded bit sequence.

8. The structural device according to any one of claims 5-7, wherein, The encoding unit encodes the i-th b-th sub-segment b. 1,i n Perform polar code encoding to obtain the corresponding encoded bit segment x 1,i n =b 1,i n G n,i , where n is the length of the w sub-segment, G n,i Generate the polar code matrix corresponding to the i-th b-segment.

9. A coding construction device, comprising: Memory; and A processor coupled to the memory, the processor being configured to execute the method of constructing the code according to any one of claims 1-4 based on instructions stored in the memory.

10. A non-volatile computer-readable storage medium having a computer program stored thereon, which, when executed by a processor, implements the method of constructing the encoding as described in any one of claims 1-4.

Citation Information

Patent Citations

  • Spatially coupled polar codes

    CN109792255A

  • Method and system for error correction in transmitting data using low complexity systematic encoder

    US8347186B1