A low-power consumption management method and device, electronic equipment, chip and medium

By dynamically adjusting the low-power state time of the memory and controller, the problem of existing technologies being unable to adapt to diverse embedded system scenarios is solved, achieving more efficient power management and improving the system's energy efficiency ratio.

CN119536498BActive Publication Date: 2026-04-10BEIJING X RING TECHNOLOGY CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
BEIJING X RING TECHNOLOGY CO LTD
Filing Date
2023-08-31
Publication Date
2026-04-10

Smart Images

  • Figure CN119536498B_ABST
    Figure CN119536498B_ABST
Patent Text Reader

Abstract

The present disclosure provides a low-power consumption management method, device, electronic equipment, chip and medium, and relates to the technical field of low-power consumption. The method comprises the following steps: acquiring a first time and a second time of a memory and a controller in a low-power consumption state. The first time comprises a time required for the memory and the controller to enter the low-power consumption state, and the second time comprises a time required for the memory and the controller to exit the low-power consumption state. The access behavior of a user is monitored to obtain access information. Based on the access information, the first time and the second time, the first time is adjusted. By dynamically adjusting the time required to enter the low-power consumption state, different application scenarios can be better adapted to, more precise low-power consumption management can be realized, and power consumption waste and performance loss can be avoided.
Need to check novelty before this filing date? Find Prior Art

Description

TECHNICAL FIELD

[0001] The present disclosure relates to the technical field of low power consumption, and particularly relates to a low power consumption management method and device, electronic equipment, chip and medium. BACKGROUND

[0002] With the wide application of embedded systems such as mobile devices, smart home, Internet of Things, etc., the problems of power consumption and energy efficiency are becoming more and more prominent, which are directly related to the battery life, heat management, performance and other aspects of the system. Therefore, with the complexity of embedded systems and the diversification of application scenarios, more intelligent, fine and customized low power consumption management methods are needed to achieve better system performance and lower power consumption.

[0003] However, the low power consumption management method in the related art considers the concept of all scenarios, and on the basis of ensuring the performance and power consumption data of typical scenarios to meet the standard, a unified threshold is set to determine the time required to enter or exit different low power consumption states. Since the application scenarios and access models of embedded systems are diverse, different scenarios and access models have different performance and power consumption requirements, and setting a unified threshold will result in the inability to adapt to all scenarios and different access models. SUMMARY

[0004] The present disclosure provides a low power consumption management method, device, electronic equipment, chip and medium to solve the problem that the related art cannot adapt to all scenarios and different access models.

[0005] The first aspect embodiment of the present disclosure provides a low power consumption management method, which comprises: obtaining a first time and a second time of a memory and a controller in a low power consumption state, the first time comprising the time required for the memory and the controller to enter the low power consumption state, and the second time comprising the time required for the memory and the controller to exit the low power consumption state; obtaining access information of the memory, the access information being related to a user's operation; and adjusting the first time based on the access information, the first time and the second time.

[0006] In some embodiments of the present disclosure, the first time and the second time are determined by the interaction time between a memory die in the memory and the controller.

[0007] In some embodiments of the present disclosure, the access information comprises an access scenario and an access model, and adjusting the first time based on the access information, the first time and the second time comprises: determining state transition information of the low power consumption state in the access scenario, the state transition information comprising a first number of times that the memory enters the low power consumption state and a running time of the memory in the low power consumption state in the access scenario; and adjusting the first time based on the access information, the state transition information, the first time and the second time.

[0008] In some embodiments of the present disclosure, based on the access information, the state transition information, the first time and the second time, adjusting the first time comprises: obtaining power consumption data in the access scenario; based on the power consumption data and the access model, counting an access interval, the access interval comprising a time interval between performing two adjacent access behaviors; based on the access interval, the first time, the second time and the state transition information, determining judgment data in a preset period, the judgment data comprising a working time ratio and a first state transition ratio; and based on the judgment data, adjusting the first time.

[0009] In some embodiments of the present disclosure, the judgment data comprises the working time ratio and the first state transition ratio, and based on the access interval, the first time, the second time and the state transition information, determining the judgment data in the preset period comprises: based on the access interval, the first time, the second time and the state transition information, obtaining a fourth time, a fifth time, a working time, a third time and a second number, the third time comprising a time required for the memory and the controller to actually enter the low-power state in the preset period, the working time comprising a time required for the data path to normally work in the preset period, the second number comprising a first number of times that the memory enters the low-power state in the access scenario in the preset period, the fourth time comprising the first time in the low-power state in the preset period, and the fifth time comprising the second time in the low-power state in the preset period; based on the working time in the preset period and the preset period, determining the working time ratio; and based on the fourth time, the fifth time, the second number and the third time in the preset period, determining the first state transition ratio.

[0010] In some embodiments of the present disclosure, based on the judgment data, adjusting the first time comprises: if the judgment data satisfies a first preset condition, increasing the first time; and if the judgment data satisfies a second preset condition, decreasing the first time.

[0011] In some embodiments of the present disclosure, the first preset condition comprises that the working time ratio is greater than or equal to a first preset threshold; and the second preset condition comprises that the working time ratio is less than the first preset threshold and the first state transition ratio is greater than or equal to a second preset threshold.

[0012] A second aspect embodiment of the present disclosure provides a low-power management device, comprising: a first obtaining unit, configured to obtain a first time and a second time of a memory and a controller in a low-power state, the first time comprising a time required for the memory and the controller to enter the low-power state, and the second time comprising a time required for the memory and the controller to exit the low-power state; a second obtaining unit, configured to obtain access information of the memory, the access information being related to an operation of a user; and an adjusting unit, configured to adjust the first time based on the access information, the first time and the second time.

[0013] In some embodiments of the present disclosure, the first time and the second time are determined by an interaction time between a memory die in the memory and the controller.

[0014] In some embodiments of the present disclosure, the access information includes an access scenario and an access model, and the adjusting unit is configured to: determine state transition information of the low-power state in the access scenario, the state transition information including a number of times that the memory enters the low-power state in the access scenario and a running time in the low-power state; and adjust the first time based on the access information, the state transition information, the first time, and the second time.

[0015] In some embodiments of the present disclosure, the adjusting unit is configured to: obtain power consumption data in the access scenario; statistically determine an access interval based on the power consumption data and the access model, the access interval including a time interval between two adjacent access behaviors; determine judgment data in a preset period based on the access interval, the first time, the second time, and the state transition information, the judgment data including a working time ratio and a first state transition ratio; and adjust the first time based on the judgment data.

[0016] In some embodiments of the present disclosure, the adjusting unit is configured to: obtain, based on the access interval, the first time, the second time, and the state transition information, the first time, the second time, a working time, a third time, and a number of times in the low-power state in the preset period, the third time including a time required for the memory and the controller to actually enter the low-power state in the preset period, and the working time including a time required for the data path to normally work in the preset period; determine the working time ratio based on the working time in the preset period and the preset period; and determine the first state transition ratio based on the first time, the second time, the first number of times, and the third time in the preset period.

[0017] In some embodiments of the present disclosure, the adjusting unit is configured to: increase the first time if the judgment data meets a first preset condition; and decrease the first time if the judgment data meets a second preset condition.

[0018] In some embodiments of the present disclosure, the first preset condition includes that the working time ratio is greater than or equal to a first preset threshold, and the second preset condition includes that the working time ratio is less than the first preset threshold and the first state transition ratio is greater than or equal to a second preset threshold.

[0019] A third aspect of the present disclosure provides an electronic device, including: at least one processor; and a memory connected with the at least one processor in communication; wherein the memory stores instructions executable by the at least one processor, and the instructions are executed by the at least one processor to enable the at least one processor to perform the method described in the first aspect of the present disclosure.

[0020] A fourth aspect of the present disclosure provides a non-transitory computer-readable storage medium storing computer instructions, wherein the computer instructions are used to cause a computer to execute the method described in the first aspect of the present disclosure.

[0021] A fifth aspect of the present disclosure provides a chip, comprising one or more interface circuits and one or more processors; the interface circuit is used to receive a signal from a memory of an electronic device, and send a signal to the processor, the signal comprising computer instructions stored in the memory, when the processor executes the computer instructions, causing the electronic device to execute the method described in the first aspect of the present disclosure.

[0022] In summary, according to the low-power management method provided by the present disclosure, by obtaining a first time and a second time of the memory and the controller in the low-power state, the first time comprises the time required for the memory and the controller to enter the low-power state, and the second time comprises the time required for the memory and the controller to exit the low-power state; obtaining access information of the memory, the access information being related to the operation of the user; based on the access information, the first time and the second time, adjusting the first time, by dynamically adjusting the time required to enter the low-power state, different application scenarios can be better adapted to, more precise low-power management can be realized, and power waste and performance loss can be avoided.

[0023] It should be understood that the foregoing general description and the following detailed description are only exemplary and explanatory, and cannot limit the present disclosure. BRIEF DESCRIPTION OF DRAWINGS

[0024] The accompanying drawings incorporated in the specification and forming a part of it, illustrate embodiments consistent with the present disclosure, and together with the description, serve to explain the principles of the present disclosure, and do not limit the present disclosure.

[0025] Figure 1 A low-power management method in self-refresh state provided by an embodiment of the present disclosure is shown in a protocol schematic diagram;

[0026] Figure 2 A state machine conversion timing diagram of DRAM under JEDEC lpddrx protocol provided by an embodiment of the present disclosure is shown in a schematic diagram;

[0027] Figure 3 A flowchart of a low-power management method provided by an embodiment of the present disclosure is shown in a flowchart;

[0028] Figure 4 A flowchart of a low-power management method provided by an embodiment of the present disclosure is shown in a flowchart;

[0029] Figure 5 A schematic diagram of power consumption data comparison in entering low-power state and idle state provided by an embodiment of the present disclosure is shown in a schematic diagram;

[0030] Figure 6 A structural schematic diagram of a low-power consumption management device provided for an embodiment of the present disclosure;

[0031] Figure 7 A structural schematic diagram of an electronic device provided for an embodiment of the present disclosure;

[0032] Figure 8 A structural schematic diagram of a chip provided for an embodiment of the present disclosure. DETAILED DESCRIPTION

[0033] Embodiments of the present disclosure are described in detail below with reference to the accompanying drawings, in which examples of embodiments are shown, wherein the same or similar notations represent the same or similar elements or elements having the same or similar functions throughout. The following describes the embodiments by referring to the accompanying drawings.

[0034] Most of the related technologies use a fixed low-power consumption state interval period to implement a low-power consumption management method, which is not flexible and cannot be dynamically adjusted according to real business scenarios. This can easily lead to most products being able to find a timing parameter that covers typical use case scenarios as much as possible according to early scene analysis.

[0035] Figure 1 A protocol schematic diagram of a low-power consumption management method provided for an embodiment of the present disclosure in a self-refresh state, the self-refresh state is a special low-power consumption state, in which the memory can maintain data without loss through automatic refreshing. The protocol specifies the time interval from exiting the self-refresh state to the arrival of a new command, which varies with the capacity of the memory grain. Since the timing constraints of grains of different capacities are different, the time required to exit the self-refresh state is also different on platforms of different capacities. However, the magnitude of this time difference is usually small, and the regular operation process does not perceive this difference much.

[0036] The low-power consumption management method in the related technology considers all scenarios equally, and on the basis of ensuring that the performance and power consumption data of typical scenarios meet the standards, a uniform threshold is set to determine the time required to enter or exit different low-power consumption states. Since the application scenarios and access models of embedded systems are diverse, different scenarios and access models have different performance and power consumption requirements, and setting a uniform threshold will result in the inability to adapt to all scenarios and different access models.

[0037] To solve the problems in the related art, the present disclosure provides a low-power management method. By monitoring access behavior in real-time user usage scenarios, the strategy of entering low power is dynamically adjusted, so that the embedded system can guarantee the performance requirements in the scene of high bandwidth and high access volume, and optimize power consumption in the scene of no access or sparse access, achieve better energy efficiency ratio, and avoid power waste and performance loss.

[0038] The method provided by the present disclosure can be applied to the field of dynamic random access memory (DRAM) power-related energy efficiency optimization in embedded systems, and can also be applied to other technical fields, for example, can be applied to power management of other embedded systems such as microcontrollers and sensor nodes, and is not limited in the embodiments of the present disclosure.

[0039] Figure 2 A state machine transition timing diagram of DRAM under JEDEC lpddrx protocol is provided for the embodiments of the present disclosure. The state machine transition timing diagram of DRAM involves a plurality of low-power states, including idle, idle power down, self refresh, and deep sleep mode. The entry and exit of each state have specific timing requirements, and a certain time consumption is also required for entering or exiting different low-power states on the controller side. Therefore, in order to maximize the benefits of power consumption and performance, a real-time monitoring mechanism is required.

[0040] The low-power management method provided by the present disclosure will be described in detail below with reference to the accompanying drawings.

[0041] Figure 3 A flowchart of a low-power management method is provided for the embodiments of the present disclosure. As shown in Figure 3 The low-power management method includes steps 101-103.

[0042] In step 101, the first time and the second time of the memory and the controller in the low-power state are obtained. The first time includes the time required for the memory and the controller to enter the low-power state, and the second time includes the time required for the memory and the controller to exit the low-power state.

[0043] In embodiments of the present disclosure, the memory can be a dynamic random access memory (DRAM), which is a common type of memory that stores data using capacitors to store electrical charge. DRAM is characterized by fast speed and low price, but needs to be refreshed regularly to maintain data. There are various types of DRAM according to different application scenarios and requirements, such as SDRAM (synchronous dynamic random access memory), DDRAM (double data rate dynamic random access memory), etc. In embedded systems, DRAM is usually used to store program code, data, etc. The controller can be a controller of the SOC, which is also called system on chip (SOC), which is an integrated circuit with a specific target, containing a complete system and all embedded software.

[0044] The low-power state refers to a state in which the memory and the controller are used to reduce power consumption while maintaining data storage. For example, in embedded systems and mobile devices, different low-power states are often used to extend the battery life of the device. The memory and the controller will enter different low-power states, such as sleep state, stop state, etc., to reduce power consumption. In the present disclosure, the low-power state is determined according to the actual situation, and in embodiments of the present disclosure, it is not limited.

[0045] The first time (Tlpe) refers to the time required for the memory and the controller to enter the low-power state. The first time includes the time consumed by the memory and the controller from the start of responding to the instruction of entering the low-power state sent by the embedded system or the memory and the controller itself, to the real entering of the low-power state. The second time (Tlpx) refers to the time required for the memory and the controller to exit the low-power state, i.e. from the start of responding to the instruction of exiting the low-power state sent by the embedded system or the memory and the controller itself, to the real exiting of the low-power state. The first time and the second time can be obtained by the connection interaction time between the memory grain side and the System on Chip (SOC) controller side. The first time can include the first time of the memory grain side and the controller side, and the second time can include the second time of the memory grain side and the controller side.

[0046] It can be understood that in the embedded system, the power management of the system can be reasonably arranged according to the low-power state and timing requirements of the memory and the controller, to achieve better performance and power balance.

[0047] Step 102, access information of the memory is obtained, and the access information is related to the operation of the user.

[0048] In the embodiments of the present disclosure, the access behavior of the user can be detected, and access information related to the operation of the user is obtained. The access behavior can include the page dwell time, access frequency, access sequence, and the like of the user. According to the current access behavior of the user, an access scenario corresponding to the access behavior is analyzed. The access scenario refers to an application scenario in the current access process of the user obtained through the access behavior. Meanwhile, an access model of the user can be obtained according to the access behavior. The access model can include the behavior mode, interest, access habit, and the like of the user.

[0049] In step 103, the first time is adjusted based on the access information, the first time, and the second time.

[0050] In the embodiments of the present disclosure, the state transition information in the current low-power state is determined according to the access information. The first time is adjusted according to the determined state transition information and the first time and the second time. The adjusted first time can be better adapted to the current access scenario and the access model.

[0051] It can be understood that, because the second time is mostly defaulted to the minimum value in actual situations, the first time is mainly adjusted in the present disclosure.

[0052] In summary, according to the low-power management method proposed in the present disclosure, the first time and the second time of the memory and the controller in the low-power state are obtained, the first time includes the time required for the memory and the controller to enter the low-power state, and the second time includes the time required for the memory and the controller to exit the low-power state. The access information of the memory is obtained, and the access information is related to the operation of the user. The first time is adjusted based on the access information, the first time, and the second time. By dynamically adjusting the time required to enter the low-power state, different application scenarios can be better adapted to, more precise low-power management can be achieved, and power waste and performance loss can be avoided.

[0053] Based on the embodiments shown in Figure 4 , the present disclosure further illustrates a flowchart of a low-power management method. Figure 4 Based on the embodiments shown in Figure 4 , the present disclosure further illustrates a flowchart of a low-power management method. Figure 3 Based on the embodiments shown in Figure 4 , the present disclosure further illustrates a flowchart of a low-power management method. Figure 4 Based on the embodiments shown in , the present disclosure further illustrates a flowchart of a low-power management method.

[0054] In step 201, the first time and the second time of the memory and the controller in the low-power state are obtained.

[0055] In an embodiment of the present disclosure, the memory includes memory dies, and the first time and the second time are determined according to an interaction time between the memory dies and the controller.

[0056] In an optional embodiment of the present disclosure, through a connection between the memory dies and the controller, a time consumption list Tlpe and Tlpx of the particle side and the soc side of the memory in different low-power states can be directly obtained. Tlpe refers to the first time, Tlpx refers to the second time, the particle side refers to part of the particles in the memory, i.e., the memory dies of the present disclosure, and the soc side can specifically refer to the controller connected with the memory.

[0057] In an embodiment of the present disclosure, the access information includes an access scenario and an access model.

[0058] In an embodiment of the present disclosure, the current access scenario and the access model are obtained by monitoring the access behavior of the user. The access model can be obtained by processing the access behavior through a pattern trace technology (Pattern Trace). Pattern Trace is a technology for analyzing and extracting the access model of a system, which extracts relevant information by monitoring the access behavior. In Pattern Trace, information in the access behavior, such as address, length, period, etc., can be monitored and recorded. Pattern Trace obtains the access model by analyzing these information.

[0059] In an embodiment of the present disclosure, the state transition information of the low-power state in the access scenario is determined based on the access information.

[0060] In an embodiment of the present disclosure, the state transition information of the low-power state in the access scenario is determined based on the access information.

[0061] In an optional embodiment of the present disclosure, a hardware or software processing mechanism is used to obtain the state transition information of the current embedded system access scenario in a period of time under the idle degree, such as the number of times of entering the low-power state, the length of time of entering the low-power state, and the like.

[0062] The idle degree refers to a state that the embedded system has no task to process or no user operation in a period of time. It is to be noted that the idle degree is not necessarily equivalent to the low-power state, and the low-power state refers to that the system is in the idle state, and further reduces the energy consumption by reducing the power consumption technology, for example, shutting down unnecessary hardware devices, reducing the CPU frequency, and the like. Therefore, the idle degree and the low-power state are two different concepts, but they have certain correlation. In the embedded system, whether the low-power state needs to be entered can be determined by monitoring the idle degree of the system, so as to further reduce the power consumption of the system.

[0063] In the embodiment of the present disclosure, the state transition information is acquired by the hardware of the memory chip.

[0064] In step 204, the first time is adjusted based on the access information, the state transition information, the first time, and the second time.

[0065] In the embodiment of the present disclosure, the power consumption data in the access scenario is acquired; the access interval is counted based on the power consumption data and the access model, the access interval including a time interval between executing adjacent two access behaviors; the judgment data in the preset period is determined based on the access interval, the first time, the second time, and the state transition information; and the first time is adjusted based on the judgment data.

[0066] In the embodiment of the present disclosure, the judgment data includes the working time proportion and the first state transition proportion, and the judgment data in the preset period can include: the fourth time, the fifth time, the working time, the third time, and the second number of times are acquired based on the access interval, the first time, the second time, and the state transition information, the third time including a time required for the memory and the controller to actually enter the low-power state in the preset period, the working time including a time required for the data channel to normally work in the preset period, the second number of times including a first number of times that the memory enters the low-power state in the access scenario in the preset period, the fourth time including the first time in the low-power state in the preset period, and the fifth time including the second time in the low-power state in the preset period; the working time proportion is determined based on the working time in the preset period and the preset period; and the first state transition proportion is determined based on the fourth time, the fifth time, the second number of times, and the third time in the preset period.

[0067] In the embodiment of the present disclosure, the first time is adjusted based on the judgment data can include: if the judgment data meets a first preset condition, the first time is increased; and if the judgment data meets a second preset condition, the first time is reduced. The first preset condition includes that the working time proportion is greater than or equal to a first preset threshold; and the second preset condition includes that the working time proportion is less than the first preset threshold, and the first state transition proportion is greater than or equal to a second preset threshold.

[0068] In an optional embodiment of the present disclosure, the power consumption data needs to be obtained according to the current access scenario, that is, the power consumption data is actually measured in the current access scenario. According to the power consumption data and the access model extracted by the Pattern Trace, the access interval is counted, and the judgment data is determined. Specifically, as shown in formula 1

[0069] Tall = Tbusy + Tlp + n(Tlpe + Tlpx) Formula 1

[0070] Wherein, Tall represents a preset period, that is, a single monitoring period set in advance. Tbusy represents the working time in the preset period, that is, the length of time of the power consumption data in the normal working time of the data channel. Tlp represents the third time, that is, the length of time of actually entering the low-power state in the preset period. n is the number of times, that is, the number of times of entering the low-power state in the preset period. Tlpe represents the first time in the preset period, that is, the time consumption of entering the low-power state in the preset period, including software idle waiting time and hardware state machine time consumption. Tlpx represents the second time in the preset period, that is, the time consumption of exiting the low-power state in the preset period.

[0071] It can be understood that through the data in formula 1, the following can be obtained And n(Tlpe+Tlpx) represents the first state transition coefficient, that is, the proportional coefficient between the length of time staying in different low-power states and the hardware entering and exiting time consumption. represents the first state transition proportion. represents the working time proportion.

[0072] According to the first state transition proportion and the working time proportion obtained according to formula 1, the classical configuration value in different low-power states is adjusted according to the access scenario in the access information:

[0073] For example: in the heavy load scenario, that is, When greater than or equal to the first preset threshold, the length of Tlpe is increased, and in the present disclosure, how much it is increased can be determined according to actual conditions and requirements, which is not limited in the embodiment of the present disclosure, for example, it can be multiplied by 2 or multiplied by 4 on the basis of the original Tlpe length, so as to achieve the purpose of reducing the entering of the low-power state.

[0074] Wherein, the choice of multiplying by 2 or multiplying by 4 may need to be weighed and selected according to actual conditions. If the system has a relatively high requirement on performance and can bear a large energy consumption, then multiplying by 4 can be selected to extend the Tlpe length of the software by four times. If the system has a relatively high requirement on energy consumption and needs to reduce the energy consumption as much as possible, then multiplying by 2 can be selected to extend the Tlpe length of the software by two times.

[0075] In the intermittent sparse access scenario, Less than the first preset threshold, and Greater than or equal to the second preset threshold, the duration of the software Tlpe is reduced, and in the present disclosure, how much it is reduced can be determined according to actual conditions and requirements, which is not limited in the embodiments of the present disclosure. For example, it can be divided by 2 or 4 based on the original parameters to achieve the purpose of increasing Tlp.

[0076] Wherein, the choice of dividing by 2 or 4 may need to be weighed and selected according to actual conditions. If the embedded system has a relatively high requirement on response speed and wants to respond to the user's request faster, it can choose to divide by 2 to shorten the Tlpe duration of the software by half. If the system has a relatively high requirement on energy consumption and needs to reduce energy consumption as much as possible, it can choose to divide by 4 to shorten the Tlpe duration of the software by four-thirds.

[0077] As Figure 5 shown, it is the comparison of the power consumption data of each path in the low-power state and the idle state after the soc side of the storage is adjusted for the first time. It can be seen that the low-power management method of the present disclosure can make the power consumption data of each path realize the characteristics of low power consumption while meeting the performance requirements.

[0078] In summary, through the method provided by the present disclosure, by monitoring the access behavior in real-time user usage scenarios, the strategy of entering low power consumption is dynamically adjusted. When the amount of data accessed in the memory is large and the access is frequent, the idle duration required to enter low power consumption is extended, and the probability of entering low power consumption at this moment is reduced. Conversely, if there is no access or sparse access in the current time period, the waiting duration for entering low power consumption can be shortened, and the duration of staying in the low power consumption state in this scenario can be increased. Thus, the whole system can be as much as possible to guarantee the performance requirements in the scene of high bandwidth and high access amount, and to optimize the power consumption in the scene of no access or sparse access, so as to realize the adaptive adjustment of the low power consumption strategy.

[0079] Figure 6 A structure diagram of a low-power management device 600 provided by an embodiment of the present disclosure is shown in FIG. 6. As Figure 6 shown, the low-power management device includes:

[0080] A first acquisition unit 610 is configured to acquire a first time and a second time of a storage and a controller in a low-power state. The first time includes the time required for the storage and the controller to enter the low-power state, and the second time includes the time required for the storage and the controller to exit the low-power state.

[0081] A second acquisition unit 620 is configured to acquire access information of the storage, which is related to user operations.

[0082] The adjusting unit 630 is configured to adjust the first time based on the access information, the first time and the second time.

[0083] In some embodiments, the first time and the second time are determined by an interaction time between a memory die in the memory and the controller.

[0084] In some embodiments, the access information comprises an access scenario and an access model, and the adjusting unit 630 is configured to: determine state transition information of the low-power state in the access scenario, the state transition information comprising a number of times of entering the low-power state by the memory in the access scenario and a running time in the low-power state; and adjust the first time based on the access information, the state transition information, the first time and the second time.

[0085] In some embodiments, the adjusting unit 630 is configured to: obtain power consumption data in the access scenario; and based on the power consumption data and the access model, count an access interval, the access interval comprising a time interval between two adjacent access behaviors; determine judgment data in a preset period based on the access interval, the first time, the second time and the state transition information; and adjust the first time based on the judgment data.

[0086] In some embodiments, the judgment data comprises a working time ratio and a first state transition ratio, and the adjusting unit 630 is configured to: based on the access interval, the first time, the second time and the state transition information, obtain a fourth time, a fifth time, a working time, a third time and a second number of times, the third time comprising a time required for the memory and the controller to actually enter the low-power state in the preset period, the working time comprising a time required for the data channel to normally work in the preset period, the second number of times comprising a first number of times of entering the low-power state by the memory in the access scenario in the preset period, the fourth time comprising the first time in the low-power state in the preset period, and the fifth time comprising the second time in the low-power state in the preset period; determine the working time ratio based on the working time in the preset period and the preset period; and determine the first state transition ratio based on the fourth time, the fifth time, the second number of times and the third time in the preset period.

[0087] In some embodiments, the adjusting unit 630 is configured to: increase the first time if the judgment data satisfies a first preset condition; and decrease the first time if the judgment data satisfies a second preset condition.

[0088] In some embodiments, the first preset condition comprises that the working time ratio is greater than or equal to a first preset threshold; and the second preset condition comprises that the working time ratio is less than the first preset threshold and the first state transition ratio is greater than or equal to a second preset threshold.

[0089] In summary, by means of the low-power consumption management apparatus, the first time and the second time of the memory and the controller in the low-power consumption state are acquired, the first time includes the time required for the memory and the controller to enter the low-power consumption state, and the second time includes the time required for the memory and the controller to exit the low-power consumption state, the access information of the memory is acquired, the access information is related to the operation of the user; based on the access information, the first time and the second time, the first time is adjusted, and the time required for entering the low-power consumption state is dynamically adjusted based on the access model and the access scenario, so that different application scenarios and access models can be better adapted, more fine low-power consumption management can be realized, and power consumption waste and performance loss can be avoided.

[0090] Corresponding to the method provided in the above several embodiments, the disclosure also provides a low-power consumption management apparatus. Since the apparatus provided in the embodiments of the disclosure corresponds to the method provided in the above several embodiments, the implementation of the method is also applicable to the apparatus provided in the embodiments, which will not be described in detail in the embodiments.

[0091] In the embodiments provided in the present application, the method and the apparatus provided in the embodiments of the present application are introduced. In order to realize the functions in the method provided in the embodiments of the present application, the electronic device can include a hardware structure and a software module, and realize the above functions in the form of hardware structure, software module, or hardware structure plus software module. Some of the above functions can be executed in the form of hardware structure, software module, or hardware structure plus software module.

[0092] Figure 7 is a block diagram of an electronic device 700 for implementing the low-power consumption management method according to an exemplary embodiment. For example, the electronic device 700 can be a mobile phone, a computer, a messaging device, a game console, a tablet device, a medical device, a fitness device, a personal digital assistant, etc.

[0093] Referring to Figure 7 , the electronic device 700 can include one or more of the following components: a processing component 702, a memory 704, a power supply component 706, a multimedia component 708, an audio component 710, an input / output (I / O) interface 712, a sensor component 714, and a communication component 716.

[0094] The processing component 702 generally controls the overall operations of the electronic device 700, such as operations associated with display, phone calls, data communications, camera operations, and recording operations. The processing component 702 can include one or more processors 720 to execute instructions and to complete the steps of the methods described above, in whole or in part. Moreover, the processing component 702 can include one or more modules to facilitate the interaction between the processing component 702 and other components. For example, the processing component 702 can include a multimedia module to facilitate the interaction between the multimedia component 708 and the processing component 702.

[0095] The memory 704 is configured to store various types of data to support the operations of the electronic device 700. Examples of these data include instructions to operate any applications or methods on the electronic device 700, contact data, phonebook data, messages, pictures, videos, and so on. The memory 704 can be realized by any type of volatile or non-volatile memory devices or a combination thereof, such as static random access memory (SRAM), electrically erasable programmable read-only memory (EEPROM), erasable programmable read-only memory (EPROM), programmable read-only memory (PROM), read-only memory (ROM), magnetic memory, flash memory, magnetic disc, or optical disc.

[0096] The power component 706 provides power to the various components of the electronic device 700. The power component 706 can include a power management system, one or more power supplies, and other components associated with generating, managing, and distributing power for the electronic device 700.

[0097] The multimedia component 708 includes a screen providing an output interface between the electronic device 700 and a user. In some embodiments, the screen can include a liquid crystal display (LCD) and a touch panel (TP). If the screen includes the touch panel, the screen can be implemented as a touch screen to receive an input signal from a user. The touch panel includes one or more touch sensors to sense a touch, a slide, and a gesture on the touch panel. The touch sensor can not only sense a boundary of a touching or a sliding action, but also detect duration and pressure related to the touching or sliding action. In some embodiments, the multimedia component 708 includes a front camera and / or a back camera. The front camera and / or the back camera can receive external multimedia data when the electronic device 700 is in an operating mode, such as a shooting mode or a video mode. Each of the front camera and the back camera can be a fixed optical lens system or have a focal length and optical zoom capability.

[0098] The audio component 710 is configured to output and / or input audio signals. For example, the audio component 710 includes a microphone (MIC) that is configured to receive an external audio signal when the electronic device 700 is in an operation mode, such as a call mode, a recording mode, and a voice recognition mode. The received audio signal can be further stored in the memory 704 or transmitted via the communication component 716. In some embodiments, the audio component 710 also includes a speaker for outputting audio signals.

[0099] The I / O interface 712 provides an interface between the processing component 702 and peripheral interface modules, which can be a keypad, a click wheel, buttons, and the like. The buttons can include, but are not limited to, a home button, a volume button, a start button, and a lock button.

[0100] The sensor component 714 includes one or more sensors for providing status assessments of various aspects of the electronic device 700. For example, the sensor component 714 can detect an open / closed position of the electronic device 700, relative positioning of components, such as a display and a keypad of the electronic device 700, a change of location of the electronic device 700 or a component of the electronic device 700, the presence or absence of user contact with the electronic device 700, the orientation or acceleration / deceleration of the electronic device 700, and a temperature change of the electronic device 700. The sensor component 714 can include a proximity sensor configured to detect the presence of a nearby object without any physical touch. The sensor component 714 can also include a light sensor, such as a CMOS or CCD image sensor, for use in imaging applications. In some embodiments, the sensor component 714 can also include an acceleration sensor, a gyroscope sensor, a magnetic sensor, a pressure sensor, or a temperature sensor.

[0101] The communication component 716 is configured to facilitate wired or wireless communication between the electronic device 700 and other devices. The electronic device 1000 can access a wireless network based on a communication standard, such as WiFi, 2G or 3G, 4G LTE, 5G NR (New Radio), or a combination thereof. In an example embodiment, the communication component 716 receives broadcast signals or broadcast-related information from an external broadcasting management system via a broadcast channel. In an example embodiment, the communication component 716 also includes a near-field communication (NFC) module to facilitate short-range communication. For example, the NFC module can be implemented based on radio frequency identification (RFID) technology, infrared data association (IrDA) technology, ultra-wideband (UWB) technology, Bluetooth (BT) technology, and other technology.

[0102] In an exemplary embodiment, the electronic device 700 can be implemented by one or more application-specific integrated circuits (ASICs), digital signal processors (DSPs), digital signal processing devices (DSPDs), programmable logic devices (PLDs), field programmable gate arrays (FPGAs), controllers, micro-controllers, microprocessors, or other electronic elements for performing the above-described methods.

[0103] In an exemplary embodiment, a non-transitory computer-readable storage medium including instructions, such as the memory 704 including instructions, is also provided, which can be executed by the processor 720 of the electronic device 700 to complete the above-described methods. For example, the non-transitory computer-readable storage medium can be a ROM, a random access memory (RAM), a CD-ROM, a magnetic tape, a floppy disk, and an optical data storage device, etc.

[0104] Embodiments of the present disclosure also provide a non-transitory computer-readable storage medium storing computer instructions, wherein the computer instructions are used to make a computer execute the low-power consumption management method described in the above embodiments of the present disclosure.

[0105] Embodiments of the present disclosure also provide a computer program product including a computer program, which, when executed by a processor, executes the low-power consumption management method described in the above embodiments of the present disclosure.

[0106] Embodiments of the present disclosure also provide a chip, such as Figure 8 As shown, the chip includes one or more interface circuits 810 and one or more processors 820; the interface circuit 810 is used to receive a signal from the memory of the electronic device and send a signal to the processor 820, and the signal includes computer instructions stored in the memory, when the processor 820 executes the computer instructions, so that the electronic device executes the low-power consumption management method described in the above embodiments of the present disclosure.

[0107] It should be noted that the terms "first", "second", and the like in the description and claims of the present disclosure and the above-described drawings are used to distinguish similar objects, and do not necessarily indicate a specific order or sequence. It should be understood that the data thus used can be interchanged under appropriate circumstances, so that the embodiments of the present disclosure described herein can be implemented in other than the order illustrated or described herein. The implementations described in the following exemplary embodiments do not represent all implementations consistent with the present disclosure. Rather, they are merely examples of apparatuses and methods consistent with some aspects of the present disclosure as detailed in the appended claims.

[0108] In the description of this specification, the references to terms such as "one embodiment," "some embodiments," "illustrative embodiment," "example," "specific example," or "some examples," etc., indicate that a specific feature, structure, material, or characteristic described in connection with an embodiment or example is included in at least one embodiment or example of the present invention. In this specification, the illustrative expressions of the above terms do not necessarily refer to the same embodiment or example. Furthermore, the specific features, structures, materials, or characteristics described may be combined in any suitable manner in one or more embodiments or examples.

[0109] Any process or method description in the flowchart or otherwise herein can be understood as representing a module, segment, or portion of code comprising one or more executable instructions for implementing a particular logical function or process, and the scope of the preferred embodiments of the invention includes additional implementations in which functions may be performed not in the order shown or discussed, including substantially simultaneously or in reverse order depending on the functions involved, as will be understood by those skilled in the art to which embodiments of the invention pertain.

[0110] The logic and / or steps represented in the flowchart or otherwise described herein, for example, can be considered as a sequenced list of executable instructions for implementing logical functions, and can be embodied in any computer-readable medium for use by, or in conjunction with, an instruction execution system, apparatus, or device (such as a computer-based system, a system including a processing module, or other system that can fetch and execute instructions from, an instruction execution system, apparatus, or device). For the purposes of this specification, "computer-readable medium" can be any means that can contain, store, communicate, propagate, or transmit programs for use by, or in conjunction with, an instruction execution system, apparatus, or device. More specific examples (a non-exhaustive list) of computer-readable media include: an electrical connection having one or more wires (control method), a portable computer disk drive (magnetic device), random access memory (RAM), read-only memory (ROM), erasable and editable read-only memory (EPROM or flash memory), fiber optic device, and portable optical disc read-only memory (CDROM). Furthermore, computer-readable media can even be paper or other suitable media on which programs can be printed, because programs can be obtained electronically, for example, by optically scanning the paper or other media, followed by editing, interpreting, or otherwise processing as necessary, and then stored in computer memory.

[0111] It should be understood that parts of the embodiments of the present application can be realized by hardware, software, firmware, or a combination thereof. In the above-described embodiments, a plurality of steps or methods can be realized by software or firmware stored in a memory and executed by a suitable instruction execution system. For example, if realized by hardware, and as in another embodiment, any one or a combination of the following technologies known in the art can be used: discrete logic circuitry having logic gates for implementing logic functions on data signals, application specific integrated circuits having appropriate combinational logic gates, programmable gate arrays (PGA), field programmable gate arrays (FPGA), and the like.

[0112] Those skilled in the art of the present technology can understand that all or part of the steps carried out by the above-mentioned embodiment methods can be completed by programs instructing relevant hardware, and the programs can be stored in a computer readable storage medium. When the program is executed, it includes one of the steps of the method embodiment or a combination thereof.

[0113] In addition, each functional unit in each embodiment of the present application can be integrated into one processing module, or each unit can exist physically alone, or two or more units can be integrated into one module. The above-mentioned integrated module can be realized in the form of hardware or in the form of a software functional module. The integrated module, if realized in the form of a software functional module and sold or used as an independent product, can also be stored in a computer readable storage medium. The above-mentioned storage medium can be a read-only memory, a magnetic disk or an optical disk, etc.

[0114] Although the embodiments of the present application have been shown and described above, it should be understood that the above-described embodiments are exemplary and should not be construed as limiting the present application, and those skilled in the art can make changes, modifications, replacements and variations to the above-described embodiments within the scope of the present application.

Claims

1. A low power consumption management method, characterized by, The method comprises: acquiring a first time and a second time of a memory and a controller in a low-power state, the first time comprising a time required for the memory and the controller to enter the low-power state, and the second time comprising a time required for the memory and the controller to exit the low-power state; acquiring access information of the memory, the access information being related to user operation; based on the access information, state transition information, the first time, and the second time, determining judgment data in a preset period, the judgment data comprising a working time proportion and a first state transition proportion, the first state transition proportion being a ratio between a time length required for entering and exiting the low-power state in the preset period and a time length actually in the low-power state in the preset period; based on the judgment data, adjusting the first time.

2. The method of claim 1, wherein, The first time and the second time are determined through interaction time between a memory die in the memory and the controller.

3. The method of claim 2, wherein, The access information comprises an access scenario and an access model, and the determination of the judgment data in the preset period based on the access information, the state transition information, the first time, and the second time comprises: determining the state transition information of the low-power state in the access scenario, the state transition information comprising a first number of times of entering the low-power state of the memory in the access scenario and a running time in the low-power state; based on the access information, the state transition information, the first time, and the second time, determining the judgment data.

4. The method of claim 3, wherein, The determination of the judgment data based on the access information, the state transition information, the first time, and the second time comprises: acquiring power consumption data in the access scenario; based on the power consumption data and the access model, counting an access interval, the access interval comprising a time interval between execution of adjacent two access behaviors; based on the access interval, the first time, the second time, and the state transition information, determining the judgment data in the preset period.

5. The method of claim 4, wherein, The determination of the judgment data in the preset period based on the access interval, the first time, the second time, and the state transition information comprises: based on the access interval, the first time, the second time, and the state transition information, acquiring a fourth time, a fifth time, a working time, a third time, and a second number of times, the third time comprising a time required for the memory and the controller to actually enter the low-power state in a preset period, the working time comprising a time required for a data channel to normally work in the preset period, the second number of times comprising a first number of times of entering the low-power state of the memory in the access scenario in the preset period, the fourth time comprising the first time in the low-power state in the preset period, and the fifth time comprising the second time in the low-power state in the preset period; based on the working time in the preset period and the preset period, determining the working time proportion; and based on the working time proportion, adjusting the second time. Determine the first state transition ratio based on the fourth time, the fifth time, the second number of times, and the third time in a preset period.

6. The method of claim 5, wherein, The adjusting the first time based on the judgment data includes: If the judgment data satisfies a first preset condition, increasing the first time; If the judgment data satisfies a second preset condition, decreasing the first time.

7. The method of claim 6, wherein, The first preset condition includes that the working time ratio is greater than or equal to a first preset threshold; and the second preset condition includes that the working time ratio is less than the first preset threshold, and the first state transition ratio is greater than or equal to a second preset threshold.

8. A low power management device, characterized by, The apparatus includes: A first obtaining unit, configured to obtain a first time and a second time of a memory and a controller in a low-power-consumption state, the first time including a time required for the memory and the controller to enter the low-power-consumption state, and the second time including a time required for the memory and the controller to exit the low-power-consumption state; A second obtaining unit, configured to obtain access information of the memory, the access information being related to a user's operation; An adjusting unit, configured to determine, based on the access information, state transition information, the first time, and the second time, judgment data in a preset period, the judgment data including a working time ratio and a first state transition ratio, the first state transition ratio being a ratio between a time length required for entering and exiting the low-power-consumption state in the preset period and a time length actually in the low-power-consumption state in the preset period; Adjust the first time based on the judgment data.

9. An electronic device, comprising: Comprise: At least one processor; And A memory connected in communication with the at least one processor; wherein The memory stores instructions executable by the at least one processor, and the instructions are executed by the at least one processor to enable the at least one processor to perform the method of any one of claims 1-7.

10. A non-transitory computer-readable storage medium having stored thereon computer instructions, wherein, The computer instructions are used to enable the computer to perform the method of any one of claims 1-7.

11. A chip, characterized by Comprise one or more interface circuits and one or more processors; the interface circuit is used to receive a signal from the memory of an electronic device, and send the signal to the processor, the signal includes computer instructions stored in the memory, when the processor executes the computer instructions, so that the electronic device performs the method of any one of claims 1-7.

Citation Information

Patent Citations

  • Memory system and method for adaptive auto-sleep and background operations

    CN107924224A

  • Memory controller and operating method of memory controller

    CN109388339A