Interface circuit, data transmission method, display panel and display device

CN120380460BActive Publication Date: 2026-05-26BEIJING SHIYAN TECH CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
BEIJING SHIYAN TECH CO LTD
Filing Date
2023-10-31
Publication Date
2026-05-26

AI Technical Summary

Technical Problem

In existing technologies, multi-lane interface circuits suffer from data asynchrony due to inconsistent clock signals for each PHY, and existing solutions also suffer from inflexible design and poor scalability.

Method used

By introducing a data transmission module, a control module, and a data synchronization module into the interface circuit, the working state of each port's physical layer is synchronized using lock signals and control signals. This ensures that the data synchronization unit only transmits data when the lock signals of all port physical layers are at the working level. Furthermore, the reset module synchronously resets all PHYs when necessary, thus achieving synchronization of each PHY.

Benefits of technology

It enables synchronous data transmission in multi-lane interface circuits, avoids display abnormalities, and improves the flexibility and scalability of interface circuits.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN120380460B_ABST
    Figure CN120380460B_ABST
Patent Text Reader

Abstract

An interface circuit, a data transmission method, a display panel, and a display device are disclosed, belonging to the field of interface technology, to solve the problem of data asynchrony when multiple port physical layers (PHYs) transmit data. The data transmission method includes each port physical layer (PHY) in the data transmission module (10) parsing the received first input signal to obtain the input data (Data), clock signal (PHY_CLK), and lock signal (Lock) corresponding to the port physical layer (PHY); the control module (20) generates a control signal based on the second input signal, which is related to multiple lock signals (Lock) of multiple port physical layers (PHYs); when the lock signals (Lock) corresponding to all port physical layers (PHYs) are at the working level, multiple data synchronization units (FIFOs) in the data synchronization module (30) synchronously send their corresponding input data (Data) based on the control signal; thus achieving data synchronization when multiple port physical layers (PHYs) transmit data.
Need to check novelty before this filing date? Find Prior Art