Display panel and pixel driving method
By introducing discharge elements into the OLED display panel, and controlling the reset signal of the driving element using the second control signal, the problem of uncontrollable emission time is solved, and the controllability of the proportion of emission time is realized, and suitable for virtual reality and augmented reality displays.
Patent Information
- Application Number
- CN202510743804.9
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2025-06-04
- Publication Date
- 2025-08-08
AI Technical Summary
In the existing OLED display panels, the proportion of luminescence time is uncontrollable, which is difficult to meet the requirements of simple pixel circuits, small pixel spacing, and adjustable and controllable luminescence time.
The discharge element is introduced in the display panel, and the light emission time is controlled by connecting the second control signal in one display frame to connect the driving element to the first reset signal to stop providing the driving current to the light emission element.
The controllability of the proportion of luminescence time in each display frame is achieved, and the requirements of high pixel density and adjustable luminescence time are met.
Smart Images

Figure CN120452376A_ABST
Abstract
Description
Technical Field
[0001] The present invention relates to the field of display technology, and in particular to a display panel and a pixel driving method. Background Art
[0002] Active-matrix organic light-emitting diodes (AMOLEDs) have been applied to various display screens in recent years due to their superior properties, such as virtual reality (VR) displays and augmented reality (AR) displays. Both VR and AR displays are small in size and have high pixel density, placing very high demands on the driver circuits. For example, the pixel circuits must be simple to meet the requirement of a small pixel pitch; another example is the need for adjustable and controllable OLED light-emission time within a display frame. Current driver circuits, due to their significant load effect, struggle to achieve this adjustable and controllable pixel light-emission time. Summary of the Invention
[0003] Embodiments of the present invention provide a display panel and a pixel driving method to solve the problem of uncontrollable light emission time ratio of existing OLEDs.
[0004] An embodiment of the present invention provides a display panel comprising: an emission control element and a discharge element and a plurality of pixel units, wherein the emission control element and the discharge element are respectively connected to the plurality of pixel units; the pixel units include a driving element and a light-emitting element; wherein the emission control element is turned on when a first control signal is input, so that the driving element is input to a pixel driving voltage to provide a driving current for the light-emitting element; and the discharge element is turned on according to a second control signal input, so that the driving element is input to a first reset signal to stop providing a driving current for the light-emitting element.
[0005] An embodiment of the present invention also provides a pixel driving method, which is applied to a display panel; the display panel includes an emission control element and a discharge element and multiple pixel units, and the emission control element and the discharge element are respectively connected to the multiple pixel units; the pixel unit includes a driving element, a light-emitting element, a data writing element and an anode reset element; the method includes: within a display frame of the multiple pixel units, at a first moment, providing a first control signal to the emission control element to turn on the emission control element, so that the driving element is connected to the pixel driving voltage to provide a driving current to the light-emitting element; at a second moment after the end moment of the first control signal, providing a second control signal to the discharge element to turn on the discharge element, so that the driving element is connected to the first reset signal to stop providing a driving current to the light-emitting element.
[0006] The present invention provides a display panel. A discharge element is provided. After a light-emitting element emits light due to a pixel driving voltage connected to a driving element within a display frame, a second control signal is connected to the discharge element, so that the driving element is connected to a first reset signal and stops providing a driving current to the light-emitting element according to the first reset signal, that is, the light-emitting element stops emitting light. In this way, the light-emitting time of the light-emitting element is controlled by resetting the input end of the driving element after the light-emitting element emits light, so that the light-emitting time ratio of the light-emitting element within a display frame is controllable. BRIEF DESCRIPTION OF THE DRAWINGS
[0007] The present invention will be further described below with reference to the accompanying drawings. It should be noted that the drawings described below are only used to illustrate some embodiments of the present invention, and those skilled in the art can also derive other drawings based on these drawings without inventive effort.
[0008] Figure 1 This is a structural block diagram of a display panel provided by an embodiment of the present invention.
[0009] Figure 2 The present invention provides a schematic diagram of the connection between the emission control element and the discharge element in the display panel and the driving element, light emitting element, anode reset element and data writing element included in a pixel power supply.
[0010] Figure 3A and Figure 3B A schematic diagram illustrating a problem provided by an embodiment of the present invention.
[0011] Figure 4A and Figure 4B A control method provided by an embodiment of the present invention Figure 1 The circuit structure and control timing diagram of the display panel shown Figure 1 .
[0012] Figure 5A and Figure 5B A control method provided by an embodiment of the present invention Figure 1 The circuit structure and control timing diagram of the display panel shown Figure 2 .
[0013] Figure 6A and Figure 6B A control method provided by an embodiment of the present invention Figure 1 Schematic diagram of the circuit structure and control timing of the display panel shown in Figure 3.
[0014] Figure 7 A schematic diagram of the arrangement positions of an emission control element and a discharge element in an exemplary display panel, as well as a driving element, a light-emitting element, an anode reset element, and a data writing element included in a pixel power supply provided in an embodiment of the present invention.
[0015] Figure 8 A schematic flow chart of a pixel driving method provided by an embodiment of the present invention. DETAILED DESCRIPTION
[0016] The following will provide a clear and complete description of the technical solutions in the embodiments of the present invention, in conjunction with the accompanying drawings. Obviously, the described embodiments are only a portion of the embodiments of the present invention, not all of them. All other embodiments derived by those skilled in the art based on the embodiments of the present invention without inventive effort are also within the scope of protection of the present invention.
[0017] In the description of the present invention, the terms "first", "second" and the like are used for descriptive purposes only and cannot be understood as indicating or implying relative importance or implicitly indicating the number of the indicated technical features. Therefore, the features defined as "first" and "second" may explicitly or implicitly include one or more of the said features. In this article, no distinction is made between the source and drain of the transistor, and the two can be set interchangeably. In addition, it should be noted that the drawings only provide structures that are closely related to the present invention, and some details that are not closely related to the invention are omitted. The purpose is to simplify the drawings so that the invention points are clear at a glance, rather than to indicate that the actual device is the same as the attached drawings. Figure 1 The same is not a limitation of the actual device.
[0018] References herein to "embodiments" mean that a particular feature, structure, or characteristic described in connection with the embodiments may be included in at least one embodiment of the present invention. The appearance of the phrase at various times in the specification does not necessarily refer to the same embodiment, nor does it constitute an independent or alternative embodiment that is mutually exclusive of other embodiments. It is understood, both explicitly and implicitly, by those skilled in the art that the embodiments described herein may be combined with other embodiments.
[0019] The present invention provides a display panel, which includes but is not limited to the following embodiments and combinations of the following embodiments.
[0020] In some embodiments, as Figure 1As shown, the display panel 100 may include an emission control element 101, a discharge element 102, and a plurality of pixel units 103. The emission control element 101 and the discharge element 102 are respectively connected to the plurality of pixel units 103. The pixel units 103 may include a driving element 1031 and a light-emitting element 1032. The emission control element 101 is turned on when a first control signal CS1 is applied, so that the driving element 1031 is supplied with a pixel drive voltage PDV to provide a driving current to the light-emitting element 1032. The discharge element 102 is turned on when a second control signal CS2 is applied, so that the driving element 1031 is supplied with a first reset signal RS1 to stop supplying a driving current to the light-emitting element 1032. The first control signal CS1 is applied earlier than the second control signal CS2.
[0021] Among them, Figure 1 As shown, the emission control element 101 may include a first electrode for receiving the pixel drive voltage PDV, a control electrode for receiving the first control signal CS1, and a second electrode connected to the first node N1. The discharge element 102 may include a first electrode for receiving the first reset signal RS1, a control electrode for receiving the second control signal CS2, and a second electrode connected to the first node N1. The driving element 1031 may include a first electrode connected to the second node N2, a control electrode for receiving the data signal Data, and a second electrode connected to the first node N1; wherein the driving element 1031 is turned on when receiving the data signal Data. The light-emitting element 1032 may include an anode connected to the second node N2 and a cathode connected to the ground GND.
[0022] In some embodiments, as Figure 1As shown, the pixel unit 103 may further include a data write element 1033 and an anode reset element 1034. The data write element 1033 may include a first electrode for receiving the data signal Data, a control electrode for receiving the third control signal CS3, and a second electrode connected to the third node N3. The anode reset element 1034 may include a first electrode for receiving the second reset signal RS2, a control electrode for receiving the fourth control signal CS4, and a second electrode connected to the second node N2. During the data write phase of the plurality of pixel units, the data write element 1033 is turned on when the third control signal CS3 is received, providing the data signal Data to the third node N3, thereby causing the driving element 1031 to receive the data signal Data. The anode reset element 1034 is turned on when the fourth control signal CS4 is received, providing the second reset signal RS2 to the second node N2, thereby preventing the light-emitting element 1032 from emitting light.
[0023] It should be noted that if Figure 1 As shown, the control electrode of the driving element 1031 is also connected to the third node. Therefore, only when the data writing element 1033 is turned on by the third control signal CS3 can the data signal Data be provided to the driving element 1031 through the third node. The pixel unit 103 may further include a capacitor 1035, one end of which is connected to the second node N2 and the other end is connected to the third node N3. The capacitor 1035 is used to maintain a stable voltage between the two ends of the driving element 1031 (between the third node and the second node).
[0024] In some embodiments, at least one of the emission control element 101, the discharge element 102, the drive element 1031, the data writing element 1033, and the anode reset element 1034 may be a transistor, and the transistor may be, but is not limited to, a thin film transistor (TFT), such as an N-channel TFT or a P-channel TFT. The light emitting element 1032 may be, but is not limited to, an LED, a Micro-LED, a Mini-LED, an OLED, etc. For example, Figure 2 As shown, it shows a schematic diagram of the connection between the emission control element 101, the discharge element 102 and a pixel unit in the display panel. Figure 2 In the embodiment, transistor T1 is a driving element 1031; transistor T2 is a data writing element 1033; transistor T3 is an anode reset element 1034; OLED is a light emitting element 1032; transistor EM is an emission control element 101; transistor STFT is a discharge element 102; and Cst is a capacitor 1035. The connection between the plurality of pixel units and EM and STFT is similar to Figure 2 Same as shown in Figure 2 It is not shown in the figure, but can be understood by reference, and will not be described again here.
[0025] When the present invention drives multiple pixel units simultaneously, due to the influence of the load effect (RC Loading), the PDV_in connected to the first electrode of the driving element 1031 will slowly discharge until the light-emitting element stops emitting light, and its discharge time will be affected by the RC Loading. For example, the greater the RC Loading, the longer the discharge time of PDV_in; conversely, the shorter the discharge time of PDV_in. This makes the light-emitting time ratio (duty) of the light-emitting element of the pixel unit uncontrollable. For example, Figure 3A and Figure 3B As shown, it shows the driving timing diagram in the absence of the discharge element provided by the embodiment of the present invention. Figure 3A still Figure 3B , t1 is the time of the control phase of data writing; t2 is the time of the light-emitting phase of the reflective element; t3 is the time of one display frame of the pixel unit.
[0026] Specifically, Figure 3A The figure shows the timing waveform of the ideal drive. In a display frame, after the light-emitting phase ends, that is, after EM is turned off, the potential PDV_in of the first node N1 becomes low, and T1 cannot provide the driving current to the OLED due to the low potential of the first node N1. As a result, the OLED does not emit light without the driving current. However, in reality, Figure 3B As shown, due to the influence of RC loading, the potential PDV_in of the first node N1 will be discharged slowly until the OLED stops emitting light, which will cause the light-emitting duty of the OLED in the pixel unit to be uncontrollable.
[0027] Based on this, the present invention provides Figure 1 and Figure 2 The display panel is shown. The display panel is provided with a discharge element 102, which is controlled by a second control signal to send a first reset signal to the first node N1. After the light-emitting phase of a display frame is completed, the potential of the first node N1 is lowered to quickly turn off the light-emitting element, thereby making the light-emitting time ratio of the light-emitting element in each display frame controllable.
[0028] In actual application, based on Figure 1 and Figure 2 The display panel can implement controllable light emission time ratio of the light emitting elements in each display frame in the following three implementations, but is not limited to the following.
[0029] Method 1
[0030] like Figure 4A and Figure 4B As shown, when the plurality of pixel units are in the same row, that is, when the EM controls a row of pixel units at the same time, the data writing elements of the pixel units in this row are all connected to the same third control signal, and the anode reset elements are all connected to the same fourth control signal. The first control signal and the second control signal are shared by Figure 1 It can be seen that. Then, for the drive of this row of pixel units, the drive process of each pixel unit is similar. The following only takes the drive of one pixel unit as an example for explanation. In this case, in a display frame of multiple pixel units (such as the previous display frame), the starting time of the third control signal CS3 and the fourth control signal CS4 is the same and earlier than the starting time of the first control signal CS1; and in the next display frame (such as the next display frame), the third control signal or the fourth control signal is connected to the control electrode of the discharge element 102 and multiplexed into the second control signal CS2. Under the driving scheme of mode 1, in the previous display frame, the third control signal CS3 and the fourth control signal CS4 are used to control the data write element to turn on to write the data signal to the drive element and control the anode reset element to turn on to reset the anode of the light-emitting element in the data write phase. Afterwards, the first control signal is used to control the drive element to turn on in the light-emitting phase, and provide a driving current to the light-emitting element according to the data signal and the pixel voltage to make the light-emitting element emit light. After the light-emitting phase, at the start of the next display frame, the discharge element is turned on by the third control signal CS3 or the fourth control signal CS4 (multiplexed as the second control signal CS2), and the first reset signal RS1 is transmitted to the first node N1 to reset the first node N1. That is, at the same time as the data writing phase is started, the potential on the first node N1 is quickly reset, thereby shortening the light-emitting time of the light-emitting element after the emission control element is turned off due to the load effect. It should be noted that in this method one, the third control signal and the fourth control signal can be the same control signal. For example, the third control signal and the fourth control signal can be provided by the same gate drive circuit in the display panel. In this way, the circuit design implemented using this method one requires fewer changes to the original circuit and is therefore easy to implement.
[0031] For example, Figure 4A As shown, the first control signal can be provided by a gate driver circuit (such as GOA1). The third and fourth control signals can be provided by a gate driver circuit (such as GOA2). The second control signal is also provided by GOA2, but its start time is delayed until the time when the third or fourth control signal begins to be provided in the next display frame.
[0032] For controlling the light emitting time ratio of the light emitting element in a display frame, for example, Figure 4B As shown, in method one, the d time period includes a data writing phase a, a non-luminous phase b, and a luminous phase c, wherein the duty is c / d. That is, within each display frame, the duty is c / d, which is controllable. It should be noted that in method one, the scanning time interval between the two display frames (such as the e time period) can be shortened to 1H, so that the luminous time ratio of the light-emitting element can be quickly controlled. Among them, 1H refers to the time when the gate (Gate) of each pixel unit in each row of pixel units is turned on. The value is different for products with different resolutions and different hertz, generally in the order of microseconds, that is, it can be ignored when calculating duty.
[0033] Method 2
[0034] like Figure 5A and Figure 5B As shown, in the second method, the plurality of pixel units are also in the same row, that is, the EM controls a row of pixel units at the same time. At this time, the data writing elements of the pixel units in this row are all connected to the same third control signal, and the anode reset elements are all connected to the same fourth control signal. The first control signal and the second control signal are shared by Figure 1It can be seen that. Then, for the driving of this row of pixel units, the driving process of each pixel unit is similar, and only the driving of one pixel unit is used as an example for explanation. In this case, the starting time of the first control signal CS1, the starting time of the third control signal CS3, and the starting time of the fourth control signal CS4 are the same, and the effective pulse width of the first control signal CS1 is greater than the effective pulse width of the third control signal CS3 and the fourth control signal CS4; and the starting time of the second control signal CS2 is later than the ending time of the first control signal, wherein the first control signal CS2 and the second control signal CS2 are provided by different gate drive circuits in the display panel. Under the driving scheme of mode 2, within a display frame, the starting time of the first control signal CS1, the third control signal CS3, and the fourth control signal CS4 are the same, so that the three control signals are provided simultaneously. At this time, the third control signal CS3 and the fourth control signal CS4 are used to control the data writing element to turn on to write the data signal to the driving element and control the anode reset element to turn on to reset the anode of the light-emitting element in the data writing phase. Subsequently, the first control signal is used to control the driver element to conduct during the light-emitting phase and provide a driving current to the light-emitting element based on the data signal and the pixel voltage, thereby causing the light-emitting element to emit light. The effective pulse width of the first control signal is greater than the effective pulse widths of the third control signal CS3 and the fourth control signal CS4. This is because the three control signals are provided simultaneously, and because the OLED is non-luminous when the third and fourth control signals are valid, the driver element can only provide a driving current to the light-emitting element under the action of the first control signal after data is written, provided that the pulse width of the first control signal is sufficient. After the light-emitting phase, the discharge element is turned on by the second control signal CS2, transmitting the first reset signal RS1 to the first node N1 to reset the first node N1 and quickly reset the potential at the first node N1, thereby shortening the light-emitting time of the light-emitting element after the emission control element is turned off due to the load effect. It should be noted that in this second embodiment, the third and fourth control signals can be the same control signal. For example, the third and fourth control signals can be provided by the same gate drive circuit in the display panel. The first control signal CS1 and the second control signal CS2 can be provided by different gate drive circuits.
[0035] For example, Figure 5A As shown, the first control signal is provided by GOA1, the second control signal is provided by GOA3, and the third and fourth control signals are provided by GOA2.
[0036] For controlling the light emitting time ratio of the light emitting element in a display frame, for example, Figure 5BAs shown, in this second approach, time period a1 is the data writing phase; b1 is the OLED light-emitting phase; c1 is the interval between the first control signal CS1 and the second control signal CS2, which prevents the high potentials of the first and second control signals CS1 and CS2 from coinciding; d1 is the duration of a display frame; and e1 is the period during which the second control signal CS2 is active, which lowers the potential of PDV in (first node N1). Duty is (bl + c1 - a1) / d1.
[0037] Method 3
[0038] like Figure 6A and Figure 6BAs shown, the multiple pixel units may include multiple rows of pixel units, that is, the same EM controls multiple rows of pixel units. In this case, this method three is suitable for global illumination scenarios. That is, after the data signals corresponding to each row of pixel units are written, the EM is turned on when the first control signal CS1 is received, controlling the driving elements contained in each row of pixel units to provide driving current to the respective light-emitting elements according to the pixel driving voltage and the corresponding data signal, so that multiple pixel units on the display panel emit light simultaneously. In this case, each row of pixel units receives the same third control signal CS3 and the same fourth control signal CS4. In this case, within a display frame of the multiple pixel units, the third control signals in each row of pixel units are provided in sequence, and the starting time of the next third control signal is the ending time of the previous third control signal; the starting time of the fourth control signals in each row of pixel units is the same; the starting time of the fourth control signal is earlier than or equal to the starting time of the first third control signal, and the effective pulse width of the fourth control signal is greater than or equal to the sum of the effective pulse widths of the third control signals corresponding to each row of pixel units in the multiple pixel units (to ensure that the data signals of each row of pixel units can be written). The start time of the first control signal CS1 is later than the end time of the fourth control signal CS4; and the start time of the second control signal CS2 is later than the end time of the first control signal CS1; wherein, the first control signal and the second control signal can be provided by the timing controller of the display panel respectively. It should be noted that in the control of the display panel, global signals are usually sent by the main control chip or timing controller (TCON) of the display panel to coordinate and control the operating status of each pixel and circuit on the display panel to ensure correct image display. Among them, the main control chip is responsible for processing image data from external devices and converting it into a format that the display panel can understand. At the same time, it is also responsible for generating and sending global control signals, such as clock signals and data enable signals, to control the overall operation of the display panel. The main function of the timing controller (TCON) is to receive image data and global control signals from the main control chip and generate specific pixel control signals based on these signals. In addition, the TCON is also responsible for controlling key parameters such as the refresh rate and resolution of the display panel to ensure image stability and clarity.
[0039] For example, Figure 6AAs shown, the first control signal, the second control signal, and the third control signal of the data writing element included in each row of pixel units can be provided by TCON. The fourth control signal of the anode reset element included in each row of pixel units can be provided by a gate drive circuit (such as GOA2). It should be noted that, in this article, for the sake of unified description, the same control signal is described as being provided by the same device in Mode 1, Mode 2, and Mode 3. For example, the fourth control signal CS2 is provided by GOA2 in Mode 1, Mode 2, and Mode 3. It should be understood that GOA2 is only for convenience of description and is not used as a limitation.
[0040] For controlling the light emitting time ratio of the light emitting element in a display frame, for example, Figure 6B As shown, in this third method, a2 represents the data writing phase for each row of pixel cells. B2 represents the global illumination phase for each row of pixel cells. c2 represents the time interval between CS1 and CS2. Duty = b2 / d2, achieving controllable illumination time ratio. This third method's control scheme offers a simple circuit design and can achieve a narrow-border display design.
[0041] In some embodiments, as Figure 7 As shown, the display panel includes a substrate, the substrate includes a display area and a non-display area arranged outside the display area; the driving element and the light-emitting element are arranged in the display area; the emission control element and the discharge element are arranged in the non-display area; the data writing element and the anode reset element included in the pixel unit are also arranged in the display area.
[0042] It should be noted that in order to increase the pixel density and reduce the number of pixel TFTs, a feasible implementation scheme is to place the EM and STFT outside the display area (AA). Figure 7 As shown, the EM and STFT are placed outside the display area (AA), while the driving elements, anode reset elements, light emitting elements, and data writing elements included in the multiple pixel units are all placed inside the AA.
[0043] The display panel provided by an embodiment of the present invention is provided with a discharge element. After the light-emitting element emits light due to the pixel driving voltage connected to the driving element within a display frame, a second control signal is connected to the discharge element, so that the driving element stops providing the driving current to the light-emitting element according to the connected first reset signal, that is, the light-emitting element stops emitting light. In this way, the light-emitting element is reset after emitting light, thereby controlling the light-emitting time of the light-emitting element, so that the light-emitting time ratio of the light-emitting element within a display frame is controllable.
[0044] Based on the display panel provided above, an embodiment of the present invention further provides a pixel driving method, which is applied to Figure 1 The display panel shown in FIG. The pixel driving method is as follows Figure 8 The following may be included:
[0045] S1, within a display frame of the plurality of pixel units, at a first moment, providing a first control signal to the emission control element to turn on the emission control element, so that the driving element is connected to a pixel driving voltage to provide a driving current to the light-emitting element;
[0046] S2, at a second moment after the end moment of the first control signal, providing a second control signal to the discharge element to turn on the discharge element, so that the drive element is connected to the first reset signal to stop providing the drive current to the light-emitting element.
[0047] In some embodiments, the method may further include: at a third moment, providing a third control signal to the data writing element to turn on the data writing element so that the control electrode of the driving element is connected to the data signal; at a fourth moment, providing a fourth control signal to the anode reset element to turn on the anode reset element and provide a second reset signal to the anode of the light-emitting element so that the light-emitting element does not emit light; wherein the third moment and the fourth moment are earlier than or synchronized with the first moment.
[0048] In some embodiments, when the multiple pixel units are in the same row, the third moment and the fourth moment are the same moment and the third moment and the fourth moment are earlier than the first moment; and the second moment is the starting moment of the third control signal or the fourth control signal in the next display frame, and the third control signal or the fourth control signal is connected to the control electrode of the discharge element and multiplexed into the second control signal.
[0049] In some embodiments, when the multiple pixel units are in the same row, the third moment and the fourth moment are synchronized with the first moment; the second moment is after the end moment of the first control signal, and the first control signal and the second control signal are provided by different gate drive circuits in the display panel.
[0050] In some embodiments, the plurality of pixel units include a plurality of rows of pixel units; each row of pixel units is connected to the same third control signal and the same fourth control signal;
[0051] In a display frame of multiple pixel units, the third control signals in each row of pixel units are provided in sequence, and the starting time of the next third control signal is the ending time of the previous third control signal; the starting time of the fourth control signal in each row of pixel units is the same time; the fourth time is earlier than or synchronized with the third time corresponding to the first third control signal, and the effective pulse width of the fourth control signal is greater than or equal to the sum of the effective pulse widths of the third control signals corresponding to each pixel unit in the multiple pixel units; and the first time is later than the ending time of the fourth control signal; wherein, the first control signal and the second control signal are respectively provided by the timing controller of the display panel.
[0052] It should be noted that the first moment mentioned here is the starting moment of the first control signal. The second moment is the starting moment of the second control signal. The third moment is the starting moment of the third control signal. The fourth moment is the starting moment of the fourth control signal. The pixel driving method provided here is based on the same concept as the display panel provided above. The features mentioned here have been described in detail above and can be understood by reference. They will not be repeated here.
[0053] Specific examples are used herein to illustrate the principles and implementation methods of the present invention. The description of the above embodiments is only used to help understand the method of the present invention and its core idea. At the same time, for those skilled in the art, according to the idea of the present invention, there may be changes in the specific implementation methods and application scope. In summary, the content of this specification should not be understood as limiting the present invention.
Claims
1. A display panel, characterized in that: include: an emission control element, a discharge element, and a plurality of pixel units, wherein the emission control element and the discharge element are respectively connected to the plurality of pixel units; The pixel unit includes a driving element and a light-emitting element; The emission control element is turned on when a first control signal is input, so that the driving element is connected to a pixel driving voltage to provide a driving current to the light emitting element; The discharge element is turned on according to the second control signal, so that the drive element receives the first reset signal to stop providing the drive current to the light-emitting element; wherein the first control signal is provided earlier than the second control signal.
2. The display panel according to claim 1, wherein: The emission control element includes a first electrode for receiving a pixel driving voltage, a control electrode for receiving the first control signal, and a second electrode connected to the first node; The discharge element includes a first electrode for receiving the first reset signal, a control electrode for receiving the second control signal, and a second electrode connected to the first node; The driving element includes a first electrode connected to the second node, a control electrode for receiving a data signal, and a second electrode connected to the first node; wherein the driving element is turned on when receiving the data signal; The light emitting element includes an anode connected to the second node and a grounded cathode.
3. The display panel according to claim 2, wherein: The pixel unit further includes a data writing element and an anode reset element; wherein, The data writing element includes a first electrode for receiving the data signal, a control electrode for receiving a third control signal, and a second electrode connected to a third node; The anode reset element includes a first electrode for receiving a second reset signal, a control electrode for receiving a fourth control signal, and a second electrode connected to the second node; Among them, in the data writing stage of multiple pixel units, the data writing element is turned on when the third control signal is connected, and the data signal is provided to the third node so that the driving element is connected to the data signal; the anode reset element is turned on when the fourth control signal is connected, and the second reset signal is provided to the second node so that the light-emitting element does not emit light.
4. The display panel according to claim 3, wherein: When the multiple pixel units are in the same row, within a display frame of the multiple pixel units, the starting time of the third control signal is the same as the starting time of the fourth control signal and is earlier than the starting time of the first control signal; and within the next display frame, the third control signal or the fourth control signal is connected to the control electrode of the discharge element and multiplexed into the second control signal.
5. The display panel according to claim 3, wherein: When the plurality of pixel units are in the same row, within a display frame of the plurality of pixel units, a starting time of the first control signal, a starting time of the third control signal, and a starting time of the fourth control signal are the same, and an effective pulse width of the first control signal is greater than an effective pulse width of the third control signal and the fourth control signal; And a start time of the second control signal is later than an end time of the first control signal, wherein the first control signal and the second control signal are provided by different gate driving circuits in the display panel.
6. The display panel according to claim 3, wherein: The plurality of pixel units include a plurality of rows of pixel units; each row of pixel units is connected to the same third control signal and the same fourth control signal; In a display frame of the plurality of pixel units, the third control signals in each row of pixel units are provided in sequence, and a starting time of a next third control signal is an ending time of a previous third control signal; a starting time of the fourth control signals in each row of pixel units is the same time; a starting time of the fourth control signal is earlier than or equal to a starting time of the first third control signal, and an effective pulse width of the fourth control signal is greater than or equal to a sum of effective pulse widths of the third control signals corresponding to each row of pixel units in the plurality of pixel units; The starting time of the first control signal is later than the ending time of the fourth control signal; and the starting time of the second control signal is later than the ending time of the first control signal; wherein, the first control signal and the second control signal are respectively provided by the timing controller of the display panel.
7. The display panel according to any one of claims 1 to 6, characterized in that: The display panel includes a substrate, wherein the substrate includes a display area and a non-display area arranged outside the display area; The driving element and the light emitting element are arranged in the display area; The emission control element and the discharge element are arranged in the non-display area; The data writing element and the anode reset element included in the pixel unit are also arranged in the display area.
8. A pixel driving method, characterized in that: Applicable to a display panel; the display panel includes an emission control element and a discharge element and a plurality of pixel units, the emission control element and the discharge element are respectively connected to the plurality of pixel units; The pixel unit includes a driving element, a light-emitting element, a data writing element, and an anode reset element; and the method includes: In a display frame of the plurality of pixel units, at a first moment, providing a first control signal to the emission control element to turn on the emission control element, so that the driving element is connected to the pixel driving voltage to provide a driving current to the light emitting element; At a second time after the end time of the first control signal, a second control signal is provided to the discharge element to turn on the discharge element, so that the drive element is connected to the first reset signal to stop providing the drive current to the light emitting element.
9. The method according to claim 8, characterized in that The method further comprises: At a third moment, providing a third control signal to the data writing element to turn on the data writing element so that the control electrode of the driving element receives the data signal; At a fourth moment, providing a fourth control signal to the anode reset element to turn on the anode reset element, and providing a second reset signal to the anode of the light-emitting element to prevent the light-emitting element from emitting light; The third moment and the fourth moment are earlier than or synchronized with the first moment.
10. The method according to claim 9, characterized in that When the multiple pixel units are in the same row, the third moment and the fourth moment are the same moment and are earlier than the first moment; and the second moment is the starting moment of the third control signal or the fourth control signal in the next display frame, and the third control signal or the fourth control signal is connected to the control electrode of the discharge element and multiplexed into the second control signal.
11. The method according to claim 9, characterized in that When the multiple pixel units are in the same row, the third moment and the fourth moment are synchronized with the first moment; the second moment is after the end moment of the first control signal, and the first control signal and the second control signal are provided by different gate drive circuits in the display panel.
12. The method according to claim 9, characterized in that The plurality of pixel units include a plurality of rows of pixel units; each row of pixel units is connected to the same third control signal and the same fourth control signal; In a display frame of the plurality of pixel units, the third control signals in each row of pixel units are provided in sequence, and a starting time of a next third control signal is an ending time of a previous third control signal; a starting time of the fourth control signals in each row of pixel units is the same time; the fourth time is earlier than or synchronized with a third time corresponding to the first third control signal, and an effective pulse width of the fourth control signal is greater than or equal to a sum of effective pulse widths of the third control signals corresponding to each of the plurality of pixel units; And the first moment is later than the end moment of the fourth control signal; wherein the first control signal and the second control signal are respectively provided by the timing controller of the display panel.
Citation Information
Patent Citations
Self-luminous display device and driving method of the same
CN101458895A
Self-luminous display device and driving method of the same
CN101465097A
Array substrate, driving method, OLED panel and display device
CN109036279A
Display panel, driving method thereof and display device
CN118015994A
Array substrate and display apparatus
US20250046244A1