Image pre-processing device and image processing system

By combining a streaming image slicing module and a hardware format conversion module, low-latency, high-throughput image region capture is achieved, solving the problems of low processing efficiency and high latency in existing technologies and improving the real-time performance and efficiency of image processing.

CN122269045APending Publication Date: 2026-06-23INSPUR SUZHOU INTELLIGENT TECH CO LTD

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
INSPUR SUZHOU INTELLIGENT TECH CO LTD
Filing Date
2026-05-27
Publication Date
2026-06-23

AI Technical Summary

Technical Problem

Existing technologies suffer from low processing efficiency and high latency in image processing, especially in cropping partial regions of an image, making it difficult to meet the requirements of low-latency, high-throughput application scenarios.

Method used

The streaming image slicing module is used to synchronously perform data capture and reassembly operations in a pipeline manner while the video pixel stream is transmitted on the bus in the form of a parallel bus pixel stream. The streaming image slicing module achieves low-latency sub-image pixel stream output, and integrates a hardware format conversion module for format optimization, thus building a precise and synchronized image processing system.

Benefits of technology

It achieves low-latency, high-throughput image region capture, reduces system latency, and ensures the real-time performance and efficiency of image processing.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN122269045A_ABST
    Figure CN122269045A_ABST
Patent Text Reader

Abstract

The application provides an image preprocessing device and an image processing system, which can be applied to the technical field of image processing. The image preprocessing device comprises a streaming cutout module configured to synchronously execute the following operations in a pipeline manner during transmission of a video pixel stream carrying a video frame on a bus in the form of a parallel bus pixel stream: cutting out a data segment from the parallel bus pixel stream according to predetermined cutting parameters; recombining the cut-out data segment into a continuous data block matching a bit width format of the bus; and outputting a sub-image pixel stream corresponding to the predetermined cutting parameters according to the continuous data block; wherein the streaming cutout module is configured such that a processing delay from cutting out the data segment to outputting the sub-image pixel stream is a predetermined number of clock cycles, and the predetermined number of clock cycles is irrelevant to a spatial resolution of the video frame.
Need to check novelty before this filing date? Find Prior Art