Novel load control terminal relay anti-interference control circuit

The dual-insurance design with independent relay coil power control and signal monitoring prevents interference-induced relay activation, ensuring reliable and safe operation.

CN223108774UActive Publication Date: 2025-07-15SHANGHAI COSUNET NETWORK TECH CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202422046943.X
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2024-08-22
Publication Date
2025-07-15
Estimated Expiration
2034-08-22

AI Technical Summary

Technical Problem

Existing relay circuits are susceptible to interference and cause malfunction, affecting equipment safety.

Method used

The dual fuse design adopts independent control of relay coil power supply and independent monitoring of negative driver signal status. The driving signal detection unit conducts independent monitoring to ensure the accuracy and stability of the driving signal.

Benefits of technology

It effectively avoids malfunction of the relay and ensures the safe and reliable operation of the equipment.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN223108774U_ABST
    Figure CN223108774U_ABST
Patent Text Reader

Abstract

The utility model discloses a novel load control terminal relay anti-interference control circuit, and belongs to the technical field of load control terminal relay anti-interference. Comprising a relay action part, the relay action part comprises a relay, the relay comprises a coil side and a switch side, the first end of the coil side is connected with a fourth output pin of a negative electrode driver, and the second end of the coil side is connected with a positive electrode control part; and a fourth input pin of the cathode driver is connected with the driving signal detection part. The beneficial effects of the above technical scheme are that a double insurance design of relay coil power supply independent control and cathode driving signal state independent monitoring is adopted, so that relay misoperation is avoided, and equipment safety is ensured.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The utility model relates to the technical field of anti-interference of negative control terminal relays, in particular to a novel anti-interference control circuit for negative control terminal relays. Background Art

[0002] In the existing relay circuit design, one end of the driving coil of the relay is connected to the positive pole of the driving power supply, and the other end of the coil is connected to the relay driving circuit. If it is necessary to close the switch, the driving circuit can be opened; if it is necessary to trip, the driving circuit is conducted with the negative pole of the power supply.

[0003] Using the conventional relay driving circuit design, the circuit will cause the relay to malfunction after being interfered. For example, Figure 1 As shown in the figure, if the MCU I / O wire is interfered (for example, a screwdriver falls onto the circuit and just conducts this pin to a certain 3 high level, it will cause the third triode Q4 of the drive to conduct, thereby causing the relay to act and causing the user to trip abnormally). Content of the Utility Model

[0004] The purpose of the utility model is to provide a novel anti-interference control circuit for negative control terminal relays to solve the above technical problems;

[0005] A novel anti-interference control circuit for negative control terminal relays includes:

[0006] A relay action part, and the relay action part includes:

[0007] A relay, the relay includes a coil side and a switch side, the first end of the coil side is connected to the fourth output pin of the negative driver, and the second end of the coil side is connected to the positive control part;

[0008] The fourth input pin of the negative driver is connected to the drive signal detection part.

[0009] Preferably, the relay action part includes:

[0010] A first resistor, the first end of the first resistor is connected to the fourth output pin of the negative driver;

[0011] A first diode, the anode of the first diode is connected to the first end of the first resistor;

[0012] A first capacitor is connected between the second end of the first resistor and the cathode of the first diode;

[0013] A second diode, the cathode of the second diode is connected to the anode of the first diode;

[0014] The second resistor, the first end of the second resistor is connected to the anode of the second diode, and the second end of the second resistor is connected to the cathode of the first diode.

[0015] Preferably, the first end of the coil side is further connected to the cathode of the second diode, and the second end of the coil side is further connected to the second end of the second resistor and the positive voltage pin of the relay.

[0016] Preferably, the switch side is connected between the positive output terminal and the negative output terminal.

[0017] Preferably, the first input pin of the negative driver is grounded after being connected in series with a third resistor;

[0018] The second input pin of the negative driver is grounded after being connected in series with a fourth resistor;

[0019] The third input pin of the negative driver is grounded after being connected in series with a fifth resistor;

[0020] The fourth input pin of the negative driver is grounded after being connected in series with a sixth resistor;

[0021] The fifth input pin of the negative driver is grounded after being connected in series with a seventh resistor;

[0022] The ground pin of the negative driver is grounded.

[0023] Preferably, the first output pin of the negative driver is connected to the first valid drive signal;

[0024] The second output pin of the negative driver is connected to the second valid drive signal;

[0025] The third output pin of the negative driver is connected to the third valid drive signal;

[0026] The fourth output pin of the negative driver is connected to the fourth valid drive signal;

[0027] The fifth output pin of the negative driver is connected to the load control signal;

[0028] The common pin of the negative driver is connected to the first supply voltage.

[0029] Preferably, the positive control part includes,

[0030] An eighth resistor, the first end of the eighth resistor is connected to the first level signal;

[0031] A first triode, the base of the first triode is connected to the second end of the eighth resistor;

[0032] The ninth resistor, with the first end of the ninth resistor connected to the first level signal and the second end of the ninth resistor connected to the emitter of the first triode;

[0033] The first MOS transistor, with the gate of the first MOS transistor connected to the collector of the first triode, the drain of the first MOS transistor connected to the positive voltage pin of the relay, and the source of the first MOS transistor connected to the first supply voltage;

[0034] The tenth resistor, with the first end of the tenth resistor connected to the first supply voltage and the second end of the tenth resistor connected to the gate of the first MOS transistor;

[0035] The second capacitor, with the first end of the second capacitor connected to the source of the first MOS transistor and the second end of the second capacitor grounded;

[0036] The eleventh resistor, with the first end of the eleventh resistor connected to the positive voltage pin of the relay;

[0037] The third diode, with the anode of the third diode connected to the second end of the eleventh resistor and the cathode of the third diode grounded.

[0038] Preferably, the drive signal detection unit includes,

[0039] The twelfth resistor, with the first end of the twelfth resistor connected to the second supply voltage and the second end of the twelfth resistor connected to the second signal;

[0040] The third capacitor, with the first end of the third capacitor connected to the second end of the twelfth resistor and the second end of the third capacitor grounded;

[0041] The second triode, with the emitter of the second triode grounded and the collector of the second triode connected to the second end of the twelfth resistor;

[0042] The thirteenth resistor, with the first end of the thirteenth resistor connected to the fourth drive signal and the second end of the thirteenth resistor connected to the base of the second triode.

[0043] Preferably, the drive signal detection unit further includes a status signal detection point provided between the second end of the twelfth resistor and the collector of the second triode.

[0044] Preferably, a first relay drive signal detection point is further provided on the negative driver, provided between the first input pin of the negative driver and the third resistor.

[0045] The beneficial effects of the present invention are: adopting a dual - insurance design of independent control of the relay coil power supply and independent monitoring of the negative drive signal status, avoiding misoperation of the relay and ensuring equipment safety. Description of the Drawings

[0046] Figure 1 is a relay circuit diagram of the prior art;

[0047] Figure 2 is a circuit diagram of the relay action part of the present utility model;

[0048] Figure 3 is a circuit diagram of the negative driver of the present utility model;

[0049] Figure 4 is a circuit diagram of the positive control part of the present utility model;

[0050] Figure 5 is a circuit diagram of the drive signal detection part of the present utility model;

[0051] Figure 6 is a connection schematic diagram of the anti-interference control circuit of the negative control terminal relay of the present utility model. Detailed Embodiments

[0052] Next, the technical solutions in the embodiments of the present utility model will be clearly and completely described in conjunction with the accompanying drawings in the embodiments of the present utility model. Obviously, the described embodiments are only a part of the embodiments of the present utility model, rather than all of the embodiments. All other embodiments obtained by those of ordinary skill in the art based on the embodiments of the present utility model without creative efforts shall fall within the protection scope of the present utility model.

[0053] It should be noted that, without conflict, the embodiments in the present utility model and the features in the embodiments can be combined with each other.

[0054] Next, the present utility model will be further described in conjunction with the accompanying drawings and specific embodiments, but it is not a limitation of the present utility model.

[0055] A new anti-interference control circuit for a negative control terminal relay, as Figures 2 to 6 shown, includes,

[0056] A relay action part 1, and the relay action part 1 includes,

[0057] A relay J, and the relay J includes a coil side L and a switch side KM. The first end of the coil side L is connected to the fourth output pin OUT4 of the negative driver Driver, and the second end of the coil side L is connected to the positive control part 2;

[0058] The fourth input pin IN4 of the negative driver Driver is connected to the drive signal detection part 3.

[0059] Specifically, the present utility model provides a novel anti-interference control circuit for a negative control terminal relay. The positive and negative poles of the coil power supply of the relay J are independently controlled. The state of the negative drive signal is independently monitored by the drive signal detection unit 3, and then it is matched with the corresponding drive software process control. When in the closing state, the power supply positive pole is cut off. When in the tripping state, the negative drive signal is first sent, and then the drive signal detection unit 3 monitors whether the drive signal is correct. Finally, the power supply positive pole of the relay J is closed.

[0060] In a preferred embodiment, referring to Figure 2 , the relay action part 1 includes,

[0061] A first resistor R1, the first end of the first resistor R1 is connected to the fourth output pin OUT4 of the negative driver Driver;

[0062] A first diode D1, the anode of the first diode D1 is connected to the first end of the first resistor R1;

[0063] A first capacitor C1, which is connected between the second end of the first resistor R1 and the cathode of the first diode D1;

[0064] A second diode D2, the cathode of the second diode D2 is connected to the anode of the first diode D1;

[0065] A second resistor R2, the first end of the second resistor R2 is connected to the anode of the second diode D2, and the second end of the second resistor R2 is connected to the cathode of the first diode D1;

[0066] The first end of the coil side L is also connected to the cathode of the second diode D2, and the second end of the coil side L is also connected to the second end of the second resistor R2 and the positive voltage pin +VRLY of the relay J.

[0067] Specifically, the first resistor R1 is used to limit the current and protect the subsequent components from being affected by excessive current. The first diode D1 is used for protection in the circuit to prevent reverse voltage from damaging other components. The first capacitor C1 is used for filtering to reduce high-frequency noise and interference in the circuit, effectively preventing high-frequency interference signals from entering the relay coil. The second diode D2 is a light-emitting diode.

[0068] In a preferred embodiment, the switch side KM is connected between the positive output terminal OUT+ and the negative output terminal OUT-.

[0069] Specifically, by connecting the switch side KM between the positive output terminal OUT+ and the negative output terminal OUT-, a current path can be formed. When the switch acts, the relay will establish a stable current flow between OUT+ and OUT-, ensuring the reliability of the relay action.

[0070] In a preferred embodiment, referring toFigure 3 , the first input pin IN1 of the negative electrode driver Driver is grounded after being connected in series with the third resistor R3;

[0071] , the second input pin IN2 of the negative electrode driver Driver is grounded after being connected in series with the fourth resistor R4;

[0072] , the third input pin IN3 of the negative electrode driver Driver is grounded after being connected in series with the fifth resistor R5;

[0073] , the fourth input pin IN4 of the negative electrode driver Driver is grounded after being connected in series with the sixth resistor R6;

[0074] , the fifth input pin IN5 of the negative electrode driver Driver is grounded after being connected in series with the seventh resistor R7;

[0075] , the ground pin GND of the negative electrode driver Driver is grounded;

[0076] , the first output pin OUT1 of the negative electrode driver Driver is connected to the first active drive signal RLO1N;

[0077] , the second output pin OUT2 of the negative electrode driver Driver is connected to the second active drive signal RLO2N;

[0078] , the third output pin OUT3 of the negative electrode driver Driver is connected to the third active drive signal RLO3N;

[0079] , the fourth output pin OUT4 of the negative electrode driver Driver is connected to the fourth active drive signal RLO4N;

[0080] , the fifth output pin OUT5 of the negative electrode driver Driver is connected to the load control signal RLALAON;

[0081] , the common pin COM of the negative electrode driver Driver is connected to the first supply voltage +12V.

[0082] Specifically, the first input pin IN1 of the negative electrode driver Driver is also connected to the first relay drive signal RLO1, the second input pin IN2 of the negative electrode driver Driver is also connected to the second relay drive signal RLO2, the third input pin IN3 of the negative electrode driver Driver is also connected to the third relay drive signal RLO3, the fourth input pin IN4 of the negative electrode driver Driver is also connected to the fourth relay drive signal RLO4, and the fifth input pin IN5 of the negative electrode driver Driver is also connected to the status output signal ALAOUT.

[0083] Each output pin is connected to a specific valid drive signal, ensuring the accurate transmission of the drive signal and avoiding signal loss or misoperation.

[0084] In a preferred embodiment, referring to Figure 4 , the positive electrode control unit 2 includes,

[0085] The eighth resistor R8, the first end of the eighth resistor R8 is connected to the first level signal PWR_RLY;

[0086] The first triode Q1, the base of the first triode Q1 is connected to the second end of the eighth resistor R8;

[0087] The ninth resistor R9, the first end of the ninth resistor R9 is connected to the first level signal PWR_RLY, and the second end of the ninth resistor R9 is connected to the emitter of the first triode Q1;

[0088] The first MOS transistor Q2, the gate of the first MOS transistor Q2 is connected to the collector of the first triode Q1, the drain of the first MOS transistor Q2 is connected to the positive voltage pin +VRLY of the relay J, and the source of the first MOS transistor Q2 is connected to the first supply voltage +12V;

[0089] The tenth resistor R10, the first end of the tenth resistor R10 is connected to the first supply voltage +12V, and the second end of the tenth resistor R10 is connected to the gate of the first MOS transistor Q2;

[0090] The second capacitor C2, the first end of the second capacitor C2 is connected to the source of the first MOS transistor Q2, and the second end of the second capacitor C2 is grounded;

[0091] The eleventh resistor R11, the first end of the eleventh resistor R11 is connected to the positive voltage pin +VRLY of the relay J;

[0092] The third diode D3, the anode of the third diode D3 is connected to the second end of the eleventh resistor R11, and the cathode of the third diode D3 is grounded.

[0093] Specifically, the second capacitor C2 is an electrolytic capacitor, and the third diode D3 is a light-emitting diode. The second capacitor C2 and the third diode D3 in the circuit are mainly used to suppress power supply noise and interference. The second capacitor C2 can effectively filter out high-frequency noise and ensure the stable operation of the MOS transistor Q2, while the third diode D3 provides a path to consume interference signals, thereby protecting the stability of the circuit.

[0094] The settings of the tenth resistor R10 and the eighth resistor R8 ensure that the base voltage of the first triode Q1 and the gate voltage of the MOS transistor Q2 are within an appropriate range, thereby controlling the correct operation of the relay. Through the precise configuration of these resistors, the stability of the circuit under different working conditions can be ensured.

[0095] In a preferred embodiment, referring to Figure 5 , the drive signal detection unit 3 includes

[0096] A twelfth resistor R12, the first end of the twelfth resistor R12 is connected to the second supply voltage +3.3V, and the second end of the twelfth resistor R12 is connected to the second signal RLY4STA_BCM25;

[0097] A third capacitor C3, the first end of the third capacitor C3 is connected to the second end of the twelfth resistor R12, and the second end of the third capacitor C3 is grounded;

[0098] A second triode Q3, the emitter of the second triode Q3 is grounded, and the collector of the second triode Q3 is connected to the second end of the twelfth resistor R12;

[0099] A thirteenth resistor R13, the first end of the thirteenth resistor R13 is connected to the fourth drive signal RLO4, and the second end of the thirteenth resistor R13 is connected to the base of the second triode Q3;

[0100] The drive signal detection unit 3 further includes a status signal detection point Rly4sta, which is provided between the second end of the twelfth resistor R12 and the collector of the second triode Q3.

[0101] Specifically, the combination of the third capacitor C3 and the twelfth resistor R12 forms a filter network at the input signal RLY4STA_BCM25, which helps to remove high-frequency noise and ensure signal stability. The setting of the second triode Q3 plays a role of amplification and switching in signal detection. The emitter of the second triode Q3 is grounded, and the collector is connected to the second end of the twelfth resistor R12. This configuration helps to amplify the signal and provide a stable state output. The status signal detection point Rly4sta provides a monitoring point that can feedback the signal status in real time. It helps to detect the correctness and stability of the drive signal and can be used for the adjustment and optimization of subsequent circuits.

[0102] In a preferred embodiment, a first relay drive signal detection point RLyO1 is further provided on the negative driver Driver, which is provided between the first input pin IN1 of the negative driver and the third resistor R3.

[0103] Specifically, RLyO1 is located between the first input pin IN1 and the third resistor R3, which can monitor the quality and stability of the input signal in real time, helps to detect the change of the drive signal, and timely discovers interference problems. The setting of the third resistor R3 is used to control the impedance of signal transmission, thereby reducing signal reflection and interference. Through appropriate resistance value and position design, the stability of signal transmission is ensured.

[0104] The positive and negative poles of the relay coil power supply of the present utility model are independently controlled. Even if the driving signal of the negative pole fails or is interfered with, if there is no corresponding tripping action at the positive pole, the relay J will not operate.

[0105] Design of an independent monitoring circuit for the state of the negative pole driving signal. Before tripping, the state of the driving signals of the 4 rounds of control outputs is verified again. This monitoring circuit is independent of the host output circuit and is not affected by the software. The actual state quantity of the driving circuit itself is read. If the read state quantity is incorrect, tripping will not be performed, and the correct state quantity will be output again, avoiding misoperation of the relay caused by driving circuit failures or interference signals.

[0106] If the detected driving state is correct, then the positive pole of the power supply for the relay coil is conducted, and the state that the host should output is output.

[0107] In a state where the system has no tripping task, touching the eighth resistor R8 connected to the signal PWR_RLY with a high-level signal will cause illegal conduction of the first MOS transistor Q2 (the indicator light of the first MOS transistor Q2 lights up), that is, the positive pole of the power supply is loaded on the coil of the relay J, but the driving signal of the relay J is normally closed, so the relay J does not operate; after removing the illegal high level added to PWR_RLY, the first MOS transistor Q2 returns to its normal open state (the indicator light goes out), and the system function returns to normal, and the user's power consumption process is not affected.

[0108] In a state where the system has no tripping task, similarly touching the sixth resistor R6 connected to the fourth relay driving signal RLO4 with a high level loads the effective driving signal onto the relay coil, but the power supply terminal of the relay J is in a normal open state, so the relay J does not operate; after removing the illegal high level added to the fourth relay driving signal RLO4, it returns to the open state, and the system function returns to normal, and the user's power consumption process is not affected.

[0109] In a state where the system is performing the first round of tripping tasks (only the first circuit is tripped, and the fourth circuit should be in the closing state), similarly touching the sixth resistor R6 connected to the fourth relay driving signal RLO4 with a high level will cause the second triode Q3 of the driving signal detection unit 3 of the relay driving state detection circuit to conduct, and make the signal state of RLY4STA_BCM25 change from high level (closing) to low level (tripping). The system detects that the state of the fourth circuit does not match the task, stops executing the tripping process, and returns to continue outputting the driving signals of the correct tripping rounds, pulling RLO4 back to low level to correct the illegal state of the fourth circuit, making the second triode Q3 restore the signal state of RLY4STA_BCM25 to low level. The system determines that the relay control signal is correct, and then executes the first round of tripping tasks. Avoiding faulty and incorrect relay operations.

[0110] In summary, the present application provides a novel anti-interference control circuit for a negative control terminal relay. The core is a 4-channel relay output used to control the contactor for large users' electricity consumption, adopting a dual-insurance design: independent control of the positive and negative poles of the relay coil power supply and an independent monitoring circuit design for the state of the negative drive signal. It is also equipped with a corresponding drive software process control: cutting off the positive power supply in the closing state, sending the negative drive signal first in the tripping state, then monitoring whether the drive signal is correct from the independent circuit, and finally closing the positive power supply of the relay.

[0111] The above are only the preferred embodiments of the present utility model, and do not limit the implementation manners and protection scope of the present utility model. For those skilled in the art, it should be realized that all the equivalent replacements and obvious changes made by using the description and illustrations of the present utility model should be included in the protection scope of the present utility model.

Claims

1. A novel anti-interference control circuit for a negative control terminal relay, characterized in that, including, a relay operating section (1), the relay operating section (1) including, a relay (J), the relay (J) including a coil side (L) and a switch side (KM), a first end of the coil side (L) being connected to a fourth output pin (OUT4) of a negative driver (Driver), a second end of the coil side (L) being connected to a positive electrode control section (2); a fourth input pin (IN4) of the negative driver (Driver) being connected to a drive signal detection section (3).

2. The novel anti-interference control circuit for the negative control terminal relay according to claim 1, characterized in that, The relay operating section (1) includes, a first resistor (R1), a first end of the first resistor (R1) being connected to the fourth output pin (OUT4) of the negative driver (Driver); a first diode (D1), an anode of the first diode (D1) being connected to the first end of the first resistor (R1); a first capacitor (C1), being connected between a second end of the first resistor (R1) and a cathode of the first diode (D1); a second diode (D2), a cathode of the second diode (D2) being connected to the anode of the first diode (D1); a second resistor (R2), a first end of the second resistor (R2) being connected to the anode of the second diode (D2), a second end of the second resistor (R2) being connected to the cathode of the first diode (D1).

3. The novel anti-interference control circuit for the negative control terminal relay according to claim 2, wherein The first end of the coil side (L) is also connected to the cathode of the second diode (D2), and the second end of the coil side (L) is also connected to the second end of the second resistor (R2) and a positive voltage pin (+VRLY) of the relay (J).

4. The novel anti-interference control circuit for the negative control terminal relay according to claim 1, characterized in that, The switch side (KM) is connected between a positive electrode output terminal (OUT+) and a negative electrode output terminal (OUT-).

5. The novel anti-interference control circuit for a negative control terminal relay according to claim 1, characterized in that, A first input pin (IN1) of the negative driver (Driver) is grounded after being connected in series with a third resistor (R3); A second input pin (IN2) of the negative driver (Driver) is grounded after being connected in series with a fourth resistor (R4); A third input pin (IN3) of the negative driver (Driver) is grounded after being connected in series with a fifth resistor (R5); A fourth input pin (IN4) of the negative driver (Driver) is grounded after being connected in series with a sixth resistor (R6); A fifth input pin (IN5) of the negative driver (Driver) is grounded after being connected in series with a seventh resistor (R7); A ground pin (GND) of the negative driver (Driver) is grounded.

6. The novel anti-interference control circuit for the negative control terminal relay according to claim 1, characterized in that, A first output pin (OUT1) of the negative driver (Driver) is connected to a first valid drive signal (RLO1N); A second output pin (OUT2) of the negative driver (Driver) is connected to a second valid drive signal (RLO2N); A third output pin (OUT3) of the negative driver (Driver) is connected to a third valid drive signal (RLO3N); A fourth output pin (OUT4) of the negative driver (Driver) is connected to a fourth valid drive signal (RLO4N); The fifth output pin (OUT5) of the negative driver (Driver) is connected to the load control signal (RLALAON); The common pin (COM) of the negative driver (Driver) is connected to the first supply voltage (+12V).

7. The novel anti-interference control circuit for the negative control terminal relay according to claim 6, characterized in that, The positive control unit (2) includes An eighth resistor (R8), the first end of the eighth resistor (R8) is connected to the first level signal (PWR_RLY); A first triode (Q1), the base of the first triode (Q1) is connected to the second end of the eighth resistor (R8); A ninth resistor (R9), the first end of the ninth resistor (R9) is connected to the first level signal (PWR_RLY), and the second end of the ninth resistor (R9) is connected to the emitter of the first triode (Q1); A first MOS transistor (Q2), the gate of the first MOS transistor (Q2) is connected to the collector of the first triode (Q1), the drain of the first MOS transistor (Q2) is connected to the positive voltage pin (+VRLY) of the relay (J), and the source of the first MOS transistor (Q2) is connected to the first supply voltage (+12V); A tenth resistor (R10), the first end of the tenth resistor (R10) is connected to the first supply voltage (+12V), and the second end of the tenth resistor (R10) is connected to the gate of the first MOS transistor (Q2); A second capacitor (C2), the first end of the second capacitor (C2) is connected to the source of the first MOS transistor (Q2), and the second end of the second capacitor (C2) is grounded; An eleventh resistor (R11), the first end of the eleventh resistor (R11) is connected to the positive voltage pin (+VRLY) of the relay (J); A third diode (D3), the anode of the third diode (D3) is connected to the second end of the eleventh resistor (R11), and the cathode of the third diode (D3) is grounded.

8. The novel negative control terminal relay anti-interference control circuit according to claim 1, characterized in that, The drive signal detection unit (3) includes A twelfth resistor (R12), the first end of the twelfth resistor (R12) is connected to the second supply voltage (+3.3V), and the second end of the twelfth resistor (R12) is connected to the second signal (RLY4STA_BCM25); A third capacitor (C3), the first end of the third capacitor (C3) is connected to the second end of the twelfth resistor (R12), and the second end of the third capacitor (C3) is grounded; A second triode (Q3), the emitter of the second triode (Q3) is grounded, and the collector of the second triode (Q3) is connected to the second end of the twelfth resistor (R12); A thirteenth resistor (R13), the first end of the thirteenth resistor (R13) is connected to the fourth drive signal (RLO4), and the second end of the thirteenth resistor (R13) is connected to the base of the second triode (Q3).

9. The novel anti-interference control circuit for the negative control terminal relay according to claim 8, characterized in that, The drive signal detection unit (3) further includes a status signal detection point (Rly4sta), which is provided between the second end of the twelfth resistor (R12) and the collector of the second triode (Q3).

10. The novel anti-interference control circuit for the negative control terminal relay according to claim 5, characterized in that, A first path relay drive signal detection point (RLyO1) is further provided on the negative electrode driver (Driver), and is disposed between the first input pin (IN1) of the negative electrode driver and the third resistor (R3).