A Scalable Real-Time Streaming Calibration System for Distributed Digital Receiver Exciter (DREX) Antennas
Patent Information
- Application Number
- JP2024547874
- Authority / Receiving Office
- JP · JP
- Patent Type
- Applications
- Current Assignee / Owner
- Priority Date
- 2022-02-15
- Filing Date
- 2023-02-13
- Publication Date
- 2025-02-28
- Estimated Expiration
- 2043-02-13
Smart Images

Figure 2025505764000001_ABST
Abstract
Description
[Technical field]
[0001] CROSS-REFERENCE TO RELATED APPLICATIONS This application claims priority to U.S. Non-provisional Patent Application No. 17 / 672,125, filed February 15, 2022, which is incorporated by reference in its entirety herein. [Background technology]
[0002] The present disclosure relates generally to large scale digital antenna arrays, and more particularly to digital receiver exciter antenna systems.
[0003] Testing of radar and communication antennas using a limited number of digital receiver / exciters (DREX) can be performed by offloading their sample data to general-purpose computers in a production factory environment. However, multi-channel DREX antennas generate large amounts of data, and it is beneficial to reduce the data to only useful information as soon as possible, rather than forwarding it to further stages for processing. Transferring, storing, retrieving, and processing data on instruction set machines is inefficient in terms of latency, power, and deterministic performance. Furthermore, antenna designs continue to implement an increasing number of channels and data as technological capabilities approach element-level digitization and the provision of wider bandwidth processing power. The amount of data provided by modern DREX antenna systems continues to grow. Summary of the Invention
[0004] According to one aspect of the disclosure, a digital receiver / exciter (DREX) antenna calibration system includes a DREX antenna array having a plurality of DREX elements defining a phased array of radiating elements configured to transmit and receive energy, and an antenna probe disposed adjacent to the DREX antenna array and configured to receive energy from and / or transmit energy to the DREX antenna array. A modular signal processing unit is in signal communication with the DREX antenna array. The modular signal processing unit includes a plurality of individual signal processing programmable integrated circuits configured to process data from the received energy. A modular array controller is in signal communication with the probe controller, the DREX antenna array, and the modular signal processing unit. The modular array controller includes at least one modular array unit comprising a programmable integrated circuit and a multi-core processor.
[0005] According to additional or alternative embodiments, each of the signal processing programmable integrated circuits is a signal processing field programmable gate array (FPGA) programmed with parallel Fast Fourier Transform (FFT) based matching filters and one or more synchronous digital circuit models to provide a scalable data flow corresponding to the DREX antenna array.
[0006] According to additional or alternative embodiments, each signal processing FPGA is in signal communication with the DREX antenna array via a data path that includes multiple individual data channels.
[0007] According to additional or alternative embodiments, at least one modular array unit is independently programmed with control and processing functions based on calibration and measurement target objectives provided to the DREX antenna calibration system.
[0008] According to additional or alternative embodiments, the antenna probe is configured to move relative to the DREX antenna array so as to be positioned in signal communication with a given DREX element.
[0009] According to additional or alternative embodiments, the system further comprises a probe controller in signal communication with the antenna probe, the probe controller configured to output one or more probe control signals to control a position of the antenna probe relative to the DREX antenna array.
[0010] According to additional or alternative embodiments, the probe controller controls the antenna probe to operate in one or both of a receive mode to receive energy from a given DREX element and a transmit mode to transmit energy to a given DREX element of the plurality of DREX elements according to a grid of probe locations. The received energy can be used to generate sampled data, which can be processed by a modular signal processing unit as described herein.
[0011] According to additional or alternative embodiments, the system further comprises a workstation in signal communication with the modular array controller and configured to exchange data with the modular signal processing unit.
[0012] According to additional or alternative embodiments, the data includes a series of calibration events provided by the workstation and scan results based on the data are displayed in real time.
[0013] According to additional or alternative embodiments, the data includes either or both of sampled analog data and data derived from the sampled analog data, where the sampled analog data provides information including at least one of the range detected from each channel, the amplitude detected from each channel, the phase detected from each channel, the different positions, frequencies, waveform patterns, and amplitudes and phases of beams formed from a combination of the data channels.
[0014] According to another non-limiting embodiment, a method of calibrating a DREX antenna system includes transmitting and / or receiving energy by a DREX antenna array including a plurality of DREX elements defining a phased array of radiating elements configured to transmit and receive energy, and receiving and / or receiving energy from the DREX antenna array and / or transmitting energy to the DREX antenna by an antenna probe. The method further includes processing the energy by a modular signal processing unit including a plurality of individual signal processing programmable integrated circuits. The method further includes exchanging data between a modular array controller and one or a combination of the probe controller, the DREX antenna array, and the modular signal processing unit. The modular array controller includes at least one modular array unit including a programmable integrated circuit and a multi-core processor.
[0015] According to additional or alternative embodiments, each of the signal processing programmable integrated circuits is a signal processing field programmable gate array (FPGA) programmed with parallel Fast Fourier Transform (FFT) based matching filters and one or more synchronous digital circuit models to provide a scalable data flow corresponding to the DREX antenna array.
[0016] According to additional or alternative embodiments, the method further includes exchanging data between the DREX antenna array and the modular signal processing unit using a data path between the DREX antenna array and a given signal processing FPGA of the plurality of signal processing FPGAs, the data path including a plurality of individual data channels.
[0017] According to additional or alternative embodiments, the at least one modular array controller unit is independently programmed with control and processing functions based on calibration and measurement target objectives provided to the DREX antenna calibration system.
[0018] According to additional or alternative embodiments, receiving energy from the DREX antenna array and transmitting energy to the DREX antenna further includes moving the antenna probe relative to the DREX antenna array such that the antenna probe is positioned such that it is in signal communication with a predetermined DREX element of the plurality of DREX elements.
[0019] According to additional or alternative embodiments, moving the antenna probe further includes outputting, by the probe controller, one or more probe control signals that control a position of the antenna probe relative to the DREX antenna array.
[0020] According to additional or alternative embodiments, the method further includes controlling, by the probe controller, the antenna probe to operate in one or both of a receive mode to receive energy from a given DREX element and a transmit mode to transmit energy to a given DREX element among the plurality of DREX elements according to a grid of probe positions.
[0021] According to an additional or alternative embodiment, the method further includes exchanging data between the workstation and the modular array controller, the data including the series of calibration events provided by the workstation.
[0022] According to additional or alternative embodiments, the method further includes displaying scan results in real time on a workstation based on the data.
[0023] According to additional or alternative embodiments, the data includes either or both of sampled analog data and data derived from the sampled analog data, where the sampled analog data provides information including at least one of the range detected from each channel, the amplitude detected from each channel, the phase detected from each channel, the different positions, frequencies, waveform patterns, and amplitudes and phases of beams formed from a combination of the data channels.
[0024] Further features and advantages are realized through the techniques of the present disclosure. Other embodiments and aspects of the present disclosure are described in detail herein and are considered to be part of the claimed technical concept. For a better understanding of the present disclosure together with its advantages and features, please refer to the description and drawings.
[0025] For a more complete understanding of the present disclosure, reference is now made to the following brief description in conjunction with the accompanying drawings and detailed description, in which like reference characters represent like parts, and in which: [Brief description of the drawings]
[0026] [Figure 1] FIG. 1 is a block diagram of a processing system according to a non-limiting embodiment. [Diagram 2] FIG. 1 illustrates a scalable real-time streaming DREX antenna calibration system. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
[0027] As the amount of data provided by DREX antenna systems increases, there is a growing need for DREX antenna calibration systems that can provide high throughput data processing to minimize the time required to run a near field range (NFR) calibration system. However, current DREX antenna systems use large server racks with commercial off-the-shelf (COTS) CPUs and GPUs that occupy a very large footprint, have slow computational speeds, and consume excessive power. In addition, current DREX antenna calibration systems cannot easily scale performance due to the fixed data and instruction pipelines of the instruction set machines. Traditional DREX antenna calibration systems also have high latency and low throughput, and are unable to provide real-time feedback of calibration measurements required for an operator to graphically observe errors during a scan. Observing errors during a scan allows an operator to intervene instead of waiting hours for the scanning process to complete, and data can be post-processed and graphed.
[0028] Various non-limiting embodiments described herein provide a scalable real-time streaming DREX antenna calibration system that can perform the real-time and streaming signal processing functions required for calibration and testing of DREX antennas in a reduced footprint and with reduced power consumption. The scalable real-time streaming DREX antenna calibration system described herein implements a modular signal processing unit and a modular array controller instead of using large server racks.
[0029] The modular signal processing unit includes multiple individual signal processing programmable integrated circuits. The programmable integrated circuits are described herein as field programmable gate arrays (FPGAs), but other types of programmable integrated circuits may be implemented, including, but not limited to, custom application specific integrated circuits (ASICs) and complex programmable logic devices (CPLDs). Each signal processing FPGA can be programmed with parallel fast Fourier transform (FFT) based matching filters and synchronous digital circuits to facilitate scalable data flow and computing systems specific to DREX antenna arrays. The array controller includes multiple FPGAs with embedded microprocessors. Based on the size and throughput requirements of the DREX based array, individual controller FPGAs with microprocessors can be configured to control different portions of the array. The controller FPGAs are synchronized, with each portion of the array controlling in concert forming a larger array.
[0030] Referring now to FIG. 1, a processing system 100 for implementing the teachings described herein is shown according to a non-limiting embodiment. The processing system 100 has one or more central processing units (CPUs), generally referred to as "processors" 101a, 101b, 101c, etc. (collectively referred to as processor(s) 101). In one or more embodiments, each processor 101 may include a central processing unit (CPU) or a graphics processing unit (GPU). The processors 101 are coupled to a system memory 114 and various other components via a system bus 113. A read-only memory (ROM) 102 is coupled to the system bus 113 and may include a basic input / output system (BIOS), which controls certain basic functions of the system 100.
[0031] 1 further illustrates an input / output (I / O) adapter 107 and a network adapter 106 coupled to the system bus 113. The I / O adapter 107 may be a small computer system interface (SCSI) adapter that communicates with a hard disk 103 and / or a tape storage drive 105 or any other similar components. The I / O adapter 107, the hard disk 103 and the tape storage device 105 are collectively referred to herein as mass storage 104. An operating system 120 for executing on the processing system 100 may be stored on the mass storage 104. The network adapter 106 connects the bus 113 with an external network 116, allowing the data processing system 100 to communicate with other such systems. A screen (e.g., a display monitor) 115 is connected to the system bus 113 by a display adapter 112, which may include a graphics adapter to enhance the performance of graphics-intensive applications and a video controller. In one embodiment, adapters 107, 106, and 112 may be connected to one or more I / O buses that are connected to system bus 113 through intermediate bus bridges (not shown). I / O buses suitable for connecting peripheral devices such as hard disk controllers, network adapters, and graphics adapters typically include a common protocol such as Peripheral Component Interconnect (PCI). Additional input / output devices are shown connected to system bus 113 through user interface adapter 108 and display adapter 112. Keyboard 109, mouse 110, and speakers 111 are all interconnected to bus 113 through user interface adapter 108, which may include, for example, a super I / O chip that integrates multiple device adapters into a single integrated circuit.
[0032] In an exemplary embodiment, processing system 100 includes a graphics processing unit 130. Graphics processing unit 130 is a specialized electronic circuit designed to manipulate and modify memory to facilitate the formation of an image in a frame buffer to be output to a display. In general, graphics processing unit 130 is extremely effective at manipulating computer graphics and image processing, and has a highly parallel structure that makes it more effective than a general purpose CPU for algorithms in which the processing of large blocks of data is performed in parallel.
[0033] Thus, as configured in Figure 1, system 100 includes processing capability in the form of processor 101, storage capability including system memory 114 and mass storage 103, input means such as keyboard 109 and mouse 110, and output capability including speaker 111 and display 115. In one embodiment, a portion of system memory 114 and mass storage 103 collectively stores an operating system that coordinates the functioning of the various components shown in Figure 1. System 100 resembles a CPU / GPU based processing system that requires transfer, temporary storage, and memory access for computation to process external data from a communications adapter (106). Throughput improvements from technologies such as direct memory access (DMA) and remote DMA remain limited by fixed internal memory bandwidth, processor pipelines, and inefficiencies in instruction programming within the operating system (OS).
[0034] Referring to FIG. 2, a scalable real-time streaming DREX antenna calibration system 200 according to a non-limiting embodiment of the present disclosure is shown. The system 200 includes a DREX antenna array 202, an antenna probe 204, a probe controller 206, a modular signal processing unit 210, and an array controller 214. The array controller 214 can be located separately from the DREX antenna array 202 as shown in FIG. 2, or in other non-limiting embodiments, can be integrated together with the DREX antenna array 202 at the front end. Similarly, the modular signal processing unit 210 can be provided to the system as a built-in function as a separate unit in the front end (202) without relying on the antenna array on a back-end CPU / GPU-based server. Including the array controller 214 and the signal processing unit 210 in the antenna array encapsulates the functionality of the antenna array and allows for isolated innovation of the antenna array subsystem.
[0035] The DREX antenna array 202 includes multiple DREXs, each of which provides a receiver and transmitter for one or more elements of the antenna array. The DREXs, in conjunction with other circuitry in the antenna array, define a phased array of radiating elements configured to transmit and receive energy (e.g., radio frequency (RF) energy, also known as "radio waves"). In one or more non-limiting embodiments, the DREX antenna array 202 includes over 6000 DREX elements. In one or more non-limiting embodiments, the DREX elements are combined to define multiple subarrays, each of which has a separate DREX receive data path that includes one or more channels that are input to a digital beamformer (DBF). In one or more non-limiting embodiments, the receive signal vectors of the subarrays may be measured and recorded for each radar pulse at a given frequency. Thus, for any single pulse, the relative phase and amplitude of each subarray with respect to the other subarrays may be measured.
[0036] The antenna probe 204 and the probe controller 206 work together as a probe unit. The antenna probe 204 is disposed adjacent to the DREX antenna array 202 and configured to move relative to the DREX antenna array 202. The antenna probe 204 may therefore be disposed in signal communication with a given DREX element to detect one or more actions performed by the DREX antenna array 202. The actions may include, but are not limited to, receiving energy from a given DREX element and / or transmitting energy to a given DREX element. These actions may be performed according to scheduled timing that is synchronized between the probe controller 206, the DREX antenna array 202, the modular signal processing unit 210, and the array controller 214 based on one or more timing control signals. In one or more non-limiting embodiments, the DREX antenna array 202 is configured to perform 1,000 operations per second (1000 / s). However, it should be noted that the target action rate is not so limited.
[0037] The probe controller 206 is in signal communication with the antenna probe 204. The probe controller 206 is configured to output one or more probe control signals to control the position of the antenna probe 204 relative to the DREX antenna array 202. The probe controller 206 is further configured to control the antenna probe 204 to operate in a receive mode to receive energy from a given DREX element and / or in a transmit mode to transmit energy to a given DREX element. In one or more non-limiting embodiments, the antenna probe 204 is adjusted according to a grid of probe positions. The grid of probe positions can be pre-programmed into the probe controller 206, and movement of the antenna probe 204 to each grid point is managed by commands from the modular array controller 214 to the probe controller 206.
[0038] The modular signal processing unit 210 is in signal communication with the DREX antenna array 202 and is configured to process energy received from the DREX antenna array 202. The modular signal processing unit 210 is configured to process each action performed by the DREX antenna array 202 at a scheduled time according to a timer based on a composite timing signal (CTS). The CTS provides a timing pulse to maintain a timer that allows the DREX antenna array 202 and the modular array controller 214 to be synchronized. The modular signal processing unit 210 includes a plurality of individual signal processing programmable integrated circuits 212a, 212b, 212c, 212d (212a-212d) configured to process data from the received energy. As described herein, modular signal processing unit 210 is illustrated as implementing signal processing FPGAs 212a-212d, but may also implement other types of programmable integrated circuits, including (but not limited to) custom application specific integrated circuits (ASICs) and complex programmable logic devices (CPLDs). Although four FPGAs 212a-212d are shown, it should be understood that more or fewer FPGAs may be included in modular signal processing unit 210 without departing from the scope of the invention.
[0039] Each of the signal processing FPGAs 212a-212d is in signal communication with the DREX antenna array 202 via a respective data path 208a-208d. A given data path 208a-208d may include multiple individual data channels. In one or more non-limiting embodiments, each data path 208a-208d may include 32 data channels for exchanging data flows with the DREX antenna array 202.
[0040] Each signal processing FPGA 212a-212d collects data from its respective data path 208a-208d and performs channel processing to perform calibration and alignment of the DREX antenna array 202. In one or more non-limiting embodiments, the channel processing includes, but is not limited to, pulse compression, stretch processing, and channel calibration. The pulse compression processing operation determines the range, phase, and amplitude of the channels included in the respective data path 208a-208d. The channel calibration operation determines the alignment parameters of the DREX antenna array elements (e.g., transmitter / receiver). Based on the alignment parameters generated by the modular signal processing unit 210, the modular array controller unit 214 can perform alignment of analog components included in the front end of the DREX antenna array 202 and digital alignment of the individual DREX channels.
[0041] Each signal processing FPGA 212a-212d is also programmed with a parallel Fast Fourier Transform (FFT) based matching filter and one or more synchronous digital circuit models corresponding to the architecture of the DREX antenna calibration system 200. Thus, the FPGAs 212a-212d can facilitate scalable data flows corresponding to particular data paths / channels 208-208d of the DREX antenna array 202.
[0042] In one or more non-limiting embodiments, each of the signal processing FPGAs 212a-212d can exchange data with each other. In this manner, the modular signal processing unit 210 can perform error detection to determine whether one or more channels included in a given data path 208a-208d contain faults or errors.
[0043] The modular array controller 214 is in signal communication with the probe controller 206, the DREX antenna array 202, and the modular signal processing unit 210. The modular array controller 214 includes one or more individual array programmable integrated circuits 216a-216n. As described herein, the modular array controller 214 is described as implementing the array FPGAs 216a-216n, but may also implement other types of programmable integrated circuits, including, but not limited to, custom application specific integrated circuits (ASICs) and complex programmable logic devices (CPLDs). The array controller FPGAs 216a-216n are individually programmed with control and processing functions. The control and processing functions may be based on the calibration and measurement target objectives performed by the DREX antenna calibration system 200. In one or more non-limiting embodiments, the modular array controller 214 is configured to perform validation by determining the beam steering vectors (phase, amplitude, etc.) of each element and evaluating the phased array pattern provided by the DREX antenna array 202.
[0044] In one or more non-limiting embodiments, a workstation 218 is provided and in signal communication with the probe controller 206, the DREX antenna array 202, the modular signal processing unit 210, and the modular array controller 214. A switch 219 can be provided to selectively route data between the probe controller 206, the DREX antenna array 202, the modular signal processing unit 210, the modular array controller 214, and the workstation 218.
[0045] The workstation 218 is operated by a user 220 and can exchange data with the system 200, including, but not limited to, array element calibration and measurement target objectives, pattern constants, beam scheduling data, measurement timeline management data, power management data, probe operational mode commands, raw DREX data, and real-time sensed or measured data processed by the modular signal processor 210. The increased speed of operation provided by the modular signal processing unit 210 and modular array controller 214 enables the workstation 218 to display measured scan results in real-time.
[0046] In one or more non-limiting embodiments, data collected by the workstation 218 includes the results of calibration events commanded by the workstation operator 220, as well as scan results displayed in real time as selected by the operator 220. Data collected may include, for example, sampled analog data and / or data derived from the sampled analog data. The sampled analog data may provide a variety of information including, but not limited to, range, amplitude, phase, various positions, frequencies, waveform patterns detected from each channel, amplitude and phase of beams formed from combinations of DREX channels, etc.
[0047] The corresponding structures, materials, acts, and equivalents of all means or step-plus-function elements in the following claims are intended to include any structures, materials, or acts for performing functions in combination with other claimed elements as specifically claimed. The description of the present disclosure has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the technical concepts in the disclosed form. Many modifications and variations will be apparent to those skilled in the art without departing from the scope and spirit of the present disclosure. The selection and description of the embodiments have been made in order to best explain the principles and practical applications of the present disclosure, and to enable others skilled in the art to understand the present disclosure to various embodiments with various modifications suitable for the particular intended use.
[0048] While preferred embodiments to the present disclosure have been described, it is to be understood that those skilled in the art, both now and in the future, may make various improvements and enhancements that fall within the scope of the following claims, which claims should be construed to maintain the appropriate protection for the disclosure originally described.
Claims
1. 1. A digital receiver / exciter (DREX) antenna calibration system comprising: a DREX antenna array including a plurality of DREX elements defining a phased array of radiating elements configured to transmit and receive energy; an antenna probe disposed adjacent to the DREX antenna array and configured to receive energy from and / or transmit energy to the DREX antenna array; a modular signal processing unit in signal communication with the DREX antenna array, the modular signal processing unit including a plurality of individual signal processing programmable integrated circuits configured to process data sampled from received energy; 1. A DREX antenna calibration system comprising: a probe controller; the DREX antenna array; and a modular array controller in signal communication with the modular signal processing unit, the modular array controller comprising at least one modular array unit including an array programmable integrated circuit and a multi-core processor.
2. 2. The DREX antenna calibration system of claim 1, wherein each of said signal processing programmable integrated circuits is a signal processing field programmable gate array (FPGA) programmed with a parallel Fast Fourier Transform (FFT) based matching filter and one or more synchronous digital circuit models to facilitate a scalable data flow corresponding to said DREX antenna array.
3. 3. The DREX antenna calibration system of claim 2, wherein each of said signal processing FPGAs communicates signals with said DREX antenna array via a data path that includes a plurality of individual data channels.
4. 4. The DREX antenna calibration system of claim 3, wherein the at least one modular array unit is independently programmed with control and processing functions based on calibration and measurement objectives provided to the DREX antenna calibration system.
5. 5. The DREX antenna calibration system of claim 4, wherein the antenna probe is configured to move relative to the DREX antenna array so as to be positioned to communicate signals with a given DREX element.
6. 6. The DREX antenna calibration system of claim 5, further comprising a probe controller in signal communication with the antenna probe, the probe controller configured to output one or more probe control signals to control a position of the antenna probe relative to the DREX antenna array.
7. 7. The DREX antenna calibration system of claim 6, wherein the probe controller controls the antenna probe to operate in one or both of a transmit mode for transmitting energy to a predetermined DREX element of the plurality of DREX elements and a receive mode for receiving energy from a predetermined DREX element according to a grid of probe locations.
8. The DREX antenna calibration system of claim 7 , further comprising a workstation configured to be in signal communication with said modular array controller and to exchange data with said modular signal processing unit.
9. 9. The DREX antenna calibration system of claim 8, wherein the data includes a series of calibration events provided by the workstation, and scan results based on the data are displayed in real time.
10. 10. The DREX antenna calibration system of claim 9, wherein the data includes one or both of sampled analog data and data derived from the sampled analog data, the sampled analog data providing information including at least one of range detected from each channel, amplitude detected from each channel, and phase detected from each channel, and beam amplitudes and phases are formed at different positions, frequencies, waveform patterns, and combinations of the data channels.
11. 1. A method for calibrating a digital receiver / exciter (DREX) antenna, comprising: performing one or both of the transmission of energy and the reception of energy by a DREX antenna array including a plurality of DREX elements defining a phased array of radiating elements configured to transmit and receive energy; receiving energy from the DREX antenna array and / or transmitting energy to the DREX antenna by an antenna probe; processing sampled data from the received energy by a modular signal processing unit including a plurality of individual signal processing programmable integrated circuits; 2. A method for transmitting a signal from a modular array controller to a probe controller, the DREX antenna array, and one or a combination of the modular signal processing units, the modular array controller comprising at least one modular array unit including an array programmable integrated circuit and a multi-core processor.
12. 12. The method of claim 11, wherein each of the signal processing programmable integrated circuits is a field programmable gate array (FPGA) programmed with a parallel Fast Fourier Transform (FFT) based matching filter and one or more synchronous digital circuit models to facilitate a scalable data flow corresponding to the DREX antenna array.
13. 13. The method of claim 12, further comprising exchanging data between the DREX antenna array and the modular signal processing unit using a data path between the DREX antenna array and a given one of the plurality of signal processing FPGAs, the data path including a plurality of individual data channels.
14. 14. The method of claim 13, wherein the at least one modular array controller is independently programmed with control and processing functions based on calibration and measurement objectives provided to a DREX antenna calibration system.
15. 15. The method of claim 14, further comprising: moving the antenna probe relative to the DREX antenna array such that the receiving of energy from the DREX antenna array and the transmitting of energy to the DREX antenna are positioned such that the antenna probe can communicate signals with a given DREX element of the plurality of DREX elements.
16. The method of claim 15 , wherein moving the antenna probe further comprises outputting, by a probe controller, one or more probe control signals that control a position of the antenna probe relative to the DREX antenna array.
17. 17. The method of claim 16, further comprising controlling, by the probe controller, the antenna probe to operate in one or both of a transmit mode to transmit energy to predetermined DREX elements of the plurality of DREX elements and a receive mode to receive energy from predetermined DREX elements according to a grid of probe locations.
18. 20. The method of claim 17, further comprising exchanging data between a workstation and the modular array controller, the data including a series of calibration events provided by the workstation.
19. The method of claim 18 , further comprising displaying scan results in real time based on the data.
20. 20. The method of claim 19, wherein the data includes either or both of sampled analog data and data derived from the sampled analog data, the sampled analog data providing information including at least one of range detected from each channel, amplitude detected from each channel, and phase detected from each channel, and beam amplitudes and phases are formed at different positions, frequencies, waveform patterns, and combinations of the data channels.
Citation Information
Patent Citations
Antenna device and measurement method
JP2019074519A