Micro LED pixel driving circuit, method and system

The microLED pixel drive circuit addresses the complexity and interference issues in conventional systems by using a sequential storage unit and NOT gate logic to generate drive signals for microLED pixels, resulting in improved efficiency and reduced pixel area.

JP2025514892AInactive Publication Date: 2025-05-13JADE BIRD DISPLAY (SHANGHAI) LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
JP2024525212
Authority / Receiving Office
JP · JP
Patent Type
Applications
Current Assignee / Owner
Filing Date
2022-12-02
Publication Date
2025-05-13
Estimated Expiration
Not applicable · inactive patent

AI Technical Summary

Technical Problem

Conventional microLED pixel driving circuits face challenges such as increased complexity and interference due to the large number of data and control lines, which complicates wiring and increases pixel area.

Method used

A drive circuit for microLED pixels that includes a sequential storage unit, a NOT gate logic arithmetic device, and a pixel drive unit, which receives pixel data signals and sequence control signals in chronological order, generates an image control signal, and produces a drive signal using NOT gate logic to control microLED pixel emission.

Benefits of technology

This solution reduces the complexity of data and control lines, minimizes interference between wirings, and improves transmission quality and processing efficiency, while also reducing the pixel area as the number of bits increases.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure 2025514892000001_ABST
    Figure 2025514892000001_ABST
Patent Text Reader

Abstract

In the driving circuit, method and system of the micro LED pixel, the driving circuit includes a sequential storage unit, a NOT gate logic operation device and a pixel driving unit, which are electrically connected to each other. The sequential storage unit is used to receive a plurality of sequence control signals, a plurality of pixel data signals and an input control signal arranged in time series. The pixel data signals correspond to the sequence control signals, respectively. The sequential storage unit generates an image control signal according to the plurality of pixel data signals, the input control signal and the plurality of sequence control signals. The NOT gate logic operation device generates a driving signal by performing an operation on the image control signal according to the logic of the NOT gate. The pixel driving unit is used to receive the driving signal and make the micro LED pixel emit light according to the driving signal. Therefore, the driving circuit, method and system of the micro LED pixel in the present invention can achieve the purpose of reducing the pixel area and avoiding interference between wirings.
Need to check novelty before this filing date? Find Prior Art

Description

[Technical Field]

[0001] The present invention relates to the technical field of micro LED displays, and more particularly to a driving circuit, method and system for micro LED pixels. [Background technology]

[0002] Micro LED display technology involves assembling micro LED pixel units onto a driving panel to form a high-density LED display array. Micro LED chips are small in size, highly integrated, and self-luminous. Therefore, in displays, micro LEDs have significant advantages over LCDs and OLEDs in terms of brightness, resolution, contrast ratio, energy consumption, service life, response speed, and thermal stability. The pixels of early LED displays were composed of a combination of three primary color LEDs: red, green, and blue (R / G / B).

[0003] As shown in Figures 1 and 2, a conventional micro LED pixel driving circuit includes a logic module and a pixel driving module (shown within the dotted line frame on the right). The logic module and pixel driving module are electrically connected. The logic module receives, in parallel, an n-bit image data signal D, a sequence control signal SF for sequentially controlling the image, and a WL signal for converting the n-bit data signal D into a data signal DL that can be calculated by a logic device. The logic module also outputs an n-bit Y signal (see Y0 to Y3 in Figure 2). Furthermore, a NOR gate performs a logical decision on the Y0 to Y3 signals to generate a control signal for emitting light from the micro LED pixel. The pixel driving module then causes the micro LED pixel to emit light using the control signal.

[0004] However, in the conventional technical solution, each pixel receives an n-bit image data signal D and n-1 sequence control signals SF. As shown in Figure 2, the number of data lines and control lines in the display increases as n increases. Furthermore, the sequence control signal is merely a duty cycle signal for controlling the brightness and gray scale of the micro LED. This causes a series of problems when designing the electrical layout, such as difficulty in wiring, an increase in the number of wires, an increase in pixel area, and interference between wires. Therefore, a new control method needs to be developed to address the issues of the conventional technology. Summary of the Invention [Problem to be solved by the invention]

[0005] In view of the above, the object of the present invention is to provide a driving circuit, method and system for a micro LED pixel that can overcome the drawbacks of the prior art, and can reduce the installation of data lines and control lines, thereby better avoiding interference between wiring, effectively improving transmission quality and processing efficiency, and reducing the pixel area. [Means for solving the problem]

[0006] To achieve the above object, the present invention discloses a driving circuit for a micro LED pixel, the driving circuit comprising: a sequential storage unit for receiving a plurality of pixel data signals, an input control signal and a plurality of sequence control signals, the plurality of sequence control signals being arranged in chronological order, and the plurality of pixel data signals corresponding to the plurality of sequence control signals, the sequential storage unit receiving the plurality of pixel data signals according to the input control signal and generating an image control signal according to the plurality of pixel data signals and the plurality of sequence control signals, a NOT gate logic operation device electrically connected to the sequential storage unit, receiving the image control signal and performing an operation on the image control signal using a NOT gate logic to generate a driving signal, and a pixel driving unit electrically connected to the NOT gate logic operation device, including a micro LED pixel, receiving the driving signal and causing the micro LED pixel to emit light according to the driving signal.

[0007] The sequential storage unit is a FIFO memory.

[0008] The sequential storage unit further includes a shift register and an OR gate logic operation device. An output terminal of the OR gate logic operation device is connected to the shift register, and the shift register is connected to the NOT gate logic operation device. The OR gate logic operation device is used to receive the input control signal and the plurality of sequence control signals and generate an output control signal by performing an OR gate logic operation. The shift register is used to generate the image control signal based on the plurality of pixel data signals and the output control signal.

[0009] The pixel driving unit further includes a current source and a switching transistor, the source of the switching transistor is connected to the current source, the gate of the switching transistor is connected to the NOT gate logic unit to receive the driving signal, and the drain of the switching transistor is connected to the micro LED pixel.

[0010] Furthermore, a method for driving a micro LED pixel is disclosed, which is characterized in that it includes the following steps:

[0011] The sequential storage unit receives a plurality of pixel data signals according to the input control signal, and generates an image control signal according to the plurality of pixel data signals and a plurality of sequence control signals, where the plurality of sequence control signals are arranged in chronological order, and the plurality of pixel data signals respectively correspond to the plurality of sequence control signals.

[0012] The NOT gate logic operation device performs an operation on the image control signal using the logic of a NOT gate to generate a drive signal.

[0013] The pixel driving unit receives the driving signal and causes the micro LED pixel to emit light according to the driving signal.

[0014] The sequential storage unit is a FIFO memory.

[0015] The sequential storage unit further includes a shift register and an OR gate logic operation device, and the step of the sequential storage unit receiving the plurality of pixel data signals based on the input control signal and generating the image control signal based on the plurality of pixel data signals and the plurality of sequence control signals further includes the following steps:

[0016] The OR gate logic operation device generates an output control signal by performing an OR gate logic operation on the input control signal and the plurality of sequence control signals.

[0017] The shift register generates the image control signal based on the plurality of pixel data signals and the output control signal.

[0018] Further, a driving system for a micro LED pixel is disclosed, comprising: a display including a plurality of micro LED pixels arranged in a matrix format; a buffer used to store a plurality of pixel data signals, an input control signal, and a plurality of sequence control signals for each micro LED pixel in the plurality of micro LED pixels, the plurality of sequence control signals for each micro LED pixel being arranged in chronological order, the plurality of pixel data signals corresponding to the plurality of sequence control signals, and a sequence controller electrically connected to the display and the buffer, for receiving the plurality of pixel data signals, the input control signal, and the plurality of sequence control signals for the plurality of micro LED pixels from the buffer, for generating a plurality of image control signals corresponding to the plurality of micro LED pixels based on the plurality of pixel data signals, the input control signal, and the plurality of sequence control signals, and for performing an operation on the plurality of image control signals using a NOT gate logic to generate a plurality of drive signals corresponding to the plurality of micro LED pixels, and then outputting the plurality of drive signals to the display to cause the plurality of micro LED pixels to emit light.

[0019] The sequence controller is a FIFO memory.

[0020] The sequence controller further includes a shift register and an OR gate logic operation device, which receives the input control signals and the sequence control signals of the micro LED pixels, respectively, and performs OR gate logic operation to generate a plurality of output control signals corresponding to the micro LED pixels, and the shift register generates the plurality of image control signals based on the plurality of pixel data signals and the plurality of output control signals. [Effects of the Invention]

[0021] As described above, the micro LED pixel driving circuit, method, and system of the present invention writes image data sequentially in a single line using a serial input method, thereby reducing the number of complex data and control lines in the circuit. This avoids interference between wiring, improving transmission quality and processing efficiency. Furthermore, even when processing image data with more bits, the micro LED pixel driving circuit of the present invention can input data in a single line. Therefore, when designing the electrical layout, the number of wirings does not increase as the number of bits increases, and the pixel area also decreases. [Brief explanation of the drawings]

[0022] [Figure 1] FIG. 1 shows a schematic structural diagram of a driving circuit of a micro LED pixel in the prior art. [Figure 2] FIG. 2 shows a logic circuit diagram of a driving circuit of a micro LED pixel in the prior art. [Figure 3] FIG. 3 shows a schematic structural diagram of a driving circuit for a micro LED pixel according to a specific embodiment of the present invention. [Figure 4] FIG. 4 shows a timing diagram for writing pixel data signals based on input control signals. [Figure 5] FIG. 5 shows a timing diagram when an image control signal is output based on a sequence control signal. [Figure 6] FIG. 6 shows a schematic structural diagram of a driving circuit for a micro LED pixel according to another embodiment of the present invention. [Figure 7] FIG. 7 shows a flowchart of the steps of a method for driving a micro LED pixel according to a specific embodiment of the present invention. [Figure 8] FIG. 8 shows a flowchart of steps of a method for driving a micro LED pixel according to another specific embodiment of the present invention. [Figure 9] FIG. 9 shows a schematic structural diagram of a driving system for a micro LED pixel according to another embodiment of the present invention. DETAILED DESCRIPTION OF THE INVENTION

[0023] In order to make the advantages, spirit and features of the present invention more easily and clearly understood, the present invention will now be described in detail with reference to the accompanying drawings using examples. It should be noted that these examples are merely representative examples of the present invention, and the specific methods, devices, conditions, materials, etc. exemplified are not intended to limit the present invention or the corresponding examples.

[0024] The terms used in each embodiment disclosed in the present invention are merely for describing a particular embodiment and are not intended to limit the embodiments disclosed in the present invention. Furthermore, unless otherwise clearly specified in the context, the singular forms used in the specification also include the plural forms. Furthermore, unless otherwise specified, all terms (including technical and scientific terms) used in the present specification have the same meaning as commonly understood by those skilled in the art of each embodiment disclosed in the present invention. The above terms (e.g., terms defined in commonly used dictionaries) are to be interpreted as having the same meaning as the contextual meaning in the same technical field, and are not to be interpreted as having an idealized or overly formal meaning, unless the term is clearly limited in each embodiment disclosed in the present invention.

[0025] Please refer to Figures 3, 4, and 5. Figure 3 shows a schematic structural diagram of a micro LED pixel driving circuit C according to a specific embodiment of the present invention. Figure 4 shows a timing diagram for writing pixel data signals D based on input control signals WL. Figure 5 shows a timing diagram for outputting image control signals based on sequence control signals SF. As shown in Figure 3, the micro LED pixel driving circuit C includes a sequential storage unit 1, a NOT gate logic operation device 2, and a pixel driving unit 3. The sequential storage unit 1 is electrically connected to the NOT gate logic operation device 2, which is electrically connected to the pixel driving unit 3. The sequential storage unit 1 receives a plurality of pixel data signals D, input control signals WL, and a plurality of sequence control signals SF, and generates image control signals based thereon. The NOT gate logic operation device 2 receives the image control signals generated by the sequential storage unit 1 and generates driving signals based thereon. The pixel driving unit 3 includes a micro LED pixel 3-3, and causes the micro LED pixel 3-3 to emit light based on the driving signals generated by the NOT gate logic operation device 2.

[0026] In this specific embodiment, the sequential memory unit 1 receives a plurality of pixel data signals D according to the input control signal WL. The plurality of sequence control signals SF are arranged in chronological order, and each pixel data signal D corresponds to a sequence control signal SF. In practice, the pixel data signal D may be an n-bit data signal of an external image, and the input control signal WL may be a control signal for controlling the writing of the pixel data signal D. For example, the input control signal WL may be a square wave and correspond to the pixel data signal D. The sequence control signal SF may also include a control signal for controlling the brightness and grayscale of the micro LED pixel 3-3 in a time ratio, and may be arranged in the input order of the pixel data signal D. For example, if the image is a 4-bit data signal, the sequential memory unit 1 may serially receive four pixel data signals D. The received four sequence control signals SF may be arranged serially in accordance with the four pixel data signals D. Each sequence control signal SF may control the brightness and grayscale of each bit of the pixel data signal D accordingly.

[0027] In this specific embodiment, the sequential storage unit 1 can not only write and store external image data, but also receive sequence control signals. In practice, the sequential storage unit 1 may be a FIFO memory 1a (First Input, First Output memory). As shown in FIGS. 4 and 5, when the FIFO memory 1a receives a 4-bit pixel data signal D, an input control signal WL, and a sequence control signal SF, the FIFO memory 1a can write and store the pixel data signal D (B0-B3) and the sequence control signal SF based on the rising edge of the input control signal WL. For example, in the case of FIG. 5, Clock is a periodic signal, each period of which is t0. The sequence control signals SF (SF0-SF3) are signals of t0, 2*t0, 4*t0, and 8*t0, respectively. The FIFO memory 1a then generates an image control signal DCT based on the pixel data signal D and the corresponding sequence control signal SF (SF0-SF3). The image control signal may include a 4-bit image control signal. It should be noted that the number and cycles of the pixel data signals D, input control signals WL, and sequence control signals SF are not limited to those shown in the figure, but can be determined according to the needs of the image.

[0028] In this specific embodiment, after the sequential storage unit 1 outputs the image control signal DCT, the image control signal DCT can be input to the NOT gate logic operation device 2. The NOT gate logic operation device 2 generates a driving signal by performing an inversion operation on the image control signal DCT using the logic of the NOT gate. The driving signal can also include a 4-bit driving signal.

[0029] In this specific embodiment, the pixel driving unit 3 further includes a current source 3-1 and a switching transistor 3-2. The switching transistor 3-2 may be a field-effect transistor (PMOS). The switching transistor 3-2 includes a source, a gate, and a drain. The source of the switching transistor 3-2 is connected to the current source 3-1, and the gate of the switching transistor 3-2 is connected to the NOT gate logic operation device 2. The drain of the switching transistor 3-2 is connected to the positive electrode of the micro LED pixel 3-3, and the negative electrode of the micro LED pixel 3-3 is connected to ground. In practice, after the NOT gate logic operation device 2 outputs a driving signal, the gate of the switching transistor 3-2 can receive the driving signal. The switching transistor 3-2 can sequentially light the micro LED pixel 3-3 according to the 4-bit driving signal, allowing the micro LED pixel 3-3 to output an image of a 4-bit data signal.

[0030] In practical application, the micro LED pixel driving circuit C of the present invention processes an n-bit image and receives n pixel data signals D, a plurality of sequence control signals SF, and an input control signal WL. The sequential memory unit 1 sequentially writes and stores the pixel data signals D and the plurality of sequence control signals SF in a serial input manner, and analyzes them to generate n image control signals DCT. Next, the NOT gate logic operation device 2 converts the n image control signals DCT into n driving signals using NOT gate logic. Finally, the pixel driving unit 3 drives the micro LED pixels 3-3 to emit light based on the n driving signals. Therefore, the micro LED pixel driving circuit of the present invention writes image data sequentially in a single row in a serial input manner, thereby reducing the number of complex data and control lines in the circuit. This avoids interference between wiring and improves transmission quality and processing efficiency. Furthermore, even when processing image data with more bits, the micro LED pixel driving circuit of the present invention can input data in a single row. Therefore, when designing the electrical layout, the number of wirings does not increase as the number of bits increases, and the pixel area also decreases.

[0031] The sequential storage unit of the driving circuit for a micro LED pixel of the present invention may be configured in other ways in addition to the above-described specific embodiment. Please refer to FIG. 6. FIG. 6 shows a schematic structural diagram of a driving circuit C' for a micro LED pixel according to another specific embodiment of the present invention. As shown in FIG. 6, the difference between this specific embodiment and the above-described specific embodiment is as follows: the sequential storage unit 1' of this specific embodiment includes a shift register 1b and an OR gate logic operation device 1c. The OR gate logic operation device 1c is connected to the shift register 1b, and the shift register 1b is connected to the NOT gate logic operation device 2'. In practice, when the sequential storage unit 1' receives a pixel data signal D, an input control signal WL, and a sequence control signal SF, the OR gate logic operation device 1c receives the input control signal WL and the sequence control signal SF, and the shift register 1b receives the pixel data signal D. Furthermore, the OR gate logic operation device 1c first analyzes the input control signal WL and the sequence control signal SF using OR gate logic to generate an output control signal. Then, the shift register 1b analyzes the output control signal and the pixel data signal D to generate an image control signal. The function of the pixel driving unit 3' is almost the same as that of the pixel driving unit in the specific embodiment described above, and therefore will not be described in detail again here.

[0032] Please refer to Figure 7. Figure 7 shows a flowchart of the steps of a micro LED pixel driving method according to a specific embodiment of the present invention. The micro LED pixel driving method in Figure 7 can be achieved by the micro LED pixel driving circuit C in Figure 3. As shown in Figure 7, the micro LED pixel driving method may include the following steps:

[0033] Step S11: The FIFO memory 1a receives a plurality of pixel data signals D based on the input control signal WL, and generates an image control signal based on the plurality of pixel data signals D and a plurality of sequence control signals SF. The sequence control signals SF are arranged in chronological order, and the pixel data signals each correspond to a sequence control signal.

[0034] Step S12: NOT gate The logic operation device 2 performs an operation on the image control signal using the logic of a NOT gate to generate a drive signal.

[0035] Step S13: The pixel driving unit 3 receives the driving signal and causes the micro LED pixel 3-3 to emit light according to the driving signal.

[0036] Please refer to Figure 8. Figure 8 shows a flowchart of the steps of a micro LED pixel driving method according to another specific embodiment of the present invention. The micro LED pixel driving method in Figure 8 can be achieved by the micro LED pixel driving circuit C' in Figure 6. As shown in Figure 8, the micro LED pixel driving method may include the following steps:

[0037] Step S211: The OR gate logic operation device 1c generates an output control signal by performing an OR gate logic operation on the input control signal WL and a plurality of sequence control signals SF.

[0038] Step S212: The shift register 1b generates an image control signal based on the plurality of pixel data signals D and the output control signal.

[0039] Step S22: The NOT gate logic operation device 2' performs an operation on the image control signal using the logic of the NOT gate to generate a drive signal.

[0040] Step S23: The pixel driving unit 3' receives the driving signal and causes the micro LED pixel 3-3 to emit light according to the driving signal.

[0041] Please refer to FIG. 9. FIG. 9 shows a schematic structural diagram of a micro LED pixel driving system S according to another specific embodiment of the present invention. As shown in FIG. 9, the micro LED pixel driving system S includes a display 01, a buffer 02, and a sequence controller 03. The display 01, buffer 02, and sequence controller 03 are electrically connected to each other. The display 01 includes a plurality of micro LED pixels arranged in a matrix format. The buffer 02 is used to store a plurality of pixel data signals, input control signals, and a plurality of sequence control signals for each of the micro LED pixels. The plurality of sequence control signals for each micro LED pixel are arranged in chronological order, and the pixel data signals correspond to the respective sequence control signals. The sequence controller 03 receives the plurality of pixel data signals, input control signals, and a plurality of sequence control signals for the plurality of micro LED pixels from the buffer 02. The sequence controller 03 generates a plurality of image control signals corresponding to the plurality of micro LED pixels based on the plurality of pixel data signals, input control signals, and sequence control signals. The sequence controller 03 also generates a plurality of drive signals corresponding to the plurality of micro LED pixels by performing an operation on the plurality of image control signals using a NOT gate logic. Then, a plurality of drive signals are output to the display 01 to cause a plurality of micro LED pixels to emit light.

[0042] In practice, the buffer 02 may be a memory. The sequence controller 03 may be an integrated control chip or a FIFO memory. The sequence controller 03 can receive pixel data signals, input control signals, and sequence control signals corresponding to the micro LED pixels to be illuminated from the buffer 02. The sequence controller 03 then transmits the generated micro LED pixel driving signals to the corresponding micro LED pixels on the display 01, causing the micro LED pixels to illuminate, thereby displaying an image on the display 01.

[0043] The sequence controller 03 may include a shift register and an OR gate logic operation device. When the buffer 02 in the micro LED pixel driving system S receives image data, the OR gate logic operation device receives the input control signal and the plurality of sequence control signals, respectively, and performs OR gate logic operation to generate a plurality of output control signals corresponding to the plurality of micro LED pixels. The shift register can generate a plurality of image control signals for the plurality of micro LED pixels based on the plurality of output control signals for the plurality of micro LED pixels and the plurality of pixel data signals.

[0044] In a specific embodiment, the buffer may be a frame buffer, and the sequence controller may be a control board (TCON). In practice, the frame buffer may include multiple storage spaces, each corresponding to a multiple micro LED pixel of the display. When receiving image data, the buffer can store the pixel data signal, input control signal, and sequence control signal of each micro LED pixel in the image data in the storage space of the corresponding micro LED pixel. Furthermore, the sequence controller can receive the pixel data signal, input control signal, and sequence control signal corresponding to the micro LED pixel from the corresponding storage space based on the micro LED pixel to be illuminated. Then, the sequence controller transmits the generated micro LED pixel driving signal to the corresponding micro LED pixel in the display, causing the micro LED pixel to illuminate, thereby displaying an image on the display.

[0045] As described above, the micro LED pixel driving circuit of the present invention uses a serial input method to write image data sequentially in one line, thereby reducing the number of complex data lines and control lines in the circuit. This avoids interference between wiring, improving transmission quality and processing efficiency. Furthermore, even when processing image data with more bits, the micro LED pixel driving circuit of the present invention can input data in one line. Therefore, when designing the electrical layout, the number of wirings does not increase as the number of bits increases, and the pixel area also decreases.

[0046] The detailed description using the preferred specific examples above is intended to more clearly describe the features and spirit of the present invention, and is not intended to limit the scope of the present invention to the preferred specific examples disclosed above. Rather, it is intended to cover various modifications and equivalent configurations within the scope of the claims filed by the present invention. The present invention has been disclosed above using embodiments, but this does not limit the present invention. Those skilled in the art can make various modifications and additions without departing from the spirit and scope of the present invention. Therefore, the scope of protection of the present invention shall be governed by the provisions of the appended claims.

Claims

1. a sequential storage unit for receiving a plurality of pixel data signals, an input control signal, and a plurality of sequence control signals, the plurality of sequence control signals being arranged in a time series order, the plurality of pixel data signals corresponding to the plurality of sequence control signals respectively, the sequential storage unit receiving the plurality of pixel data signals based on the input control signal, and generating an image control signal based on the plurality of pixel data signals and the plurality of sequence control signals; a NOT gate logic operation device electrically connected to the sequential storage unit, receiving the image control signal, and performing an operation on the image control signal according to a NOT gate logic to generate a driving signal; a pixel driving unit electrically connected to the NOT gate logic operation device, the pixel driving unit including a micro LED pixel, the pixel driving unit receiving the driving signal and causing the micro LED pixel to emit light based on the driving signal.

2. 2. The driving circuit of claim 1, wherein the sequential storage unit is a FIFO memory.

3. 2. The driving circuit of a micro LED pixel as claimed in claim 1, wherein the sequential storage unit further includes a shift register and an OR gate logic operation device, an output terminal of the OR gate logic operation device is connected to the shift register, and the shift register is connected to the NOT gate logic operation device, the OR gate logic operation device is used for receiving the input control signal and the plurality of sequence control signals, and generating an output control signal by performing an OR gate logic operation, and the shift register is used for generating the image control signal according to the plurality of pixel data signals and the output control signal.

4. 2. The driving circuit of a micro LED pixel according to claim 1, wherein the pixel driving unit further includes a current source and a switching transistor, the source of the switching transistor being connected to the current source, the gate of the switching transistor being connected to the NOT gate logic device to receive the driving signal, and the drain of the switching transistor being connected to the micro LED pixel.

5. a sequential storage unit receiving a plurality of pixel data signals according to an input control signal, and generating an image control signal according to the plurality of pixel data signals and a plurality of sequence control signals, the plurality of sequence control signals being arranged in a time sequence order, and the plurality of pixel data signals respectively corresponding to the plurality of sequence control signals; a NOT gate logic operation device performing an operation on the image control signal using a NOT gate logic to generate a drive signal; a pixel driving unit receiving the driving signal and causing the micro LED pixel to emit light based on the driving signal.

6. 6. The driving method of claim 5, wherein the sequential storage unit is a FIFO memory.

7. The sequential storage unit further includes a shift register and an OR gate logic operation device, and the sequential storage unit receives the plurality of pixel data signals based on the input control signal, and generates the image control signal based on the plurality of pixel data signals and the plurality of sequence control signals, further comprising: the OR gate logic operation device performing an OR gate logic operation on the input control signal and the plurality of sequence control signals to generate an output control signal; 6. The method of claim 5, further comprising: a shift register generating the image control signal based on the plurality of pixel data signals and the output control signal.

8. A display including a plurality of micro LED pixels arranged in a matrix format. a buffer for storing a plurality of pixel data signals, an input control signal, and a plurality of sequence control signals for each micro LED pixel in the plurality of micro LED pixels, the plurality of sequence control signals for each micro LED pixel being arranged in chronological order, and the plurality of pixel data signals respectively corresponding to the plurality of sequence control signals; and a sequence controller electrically connected to the display and the buffer, for receiving from the buffer the plurality of pixel data signals, the input control signals and the plurality of sequence control signals of the plurality of micro LED pixels, respectively, for generating a plurality of image control signals corresponding to the plurality of micro LED pixels based on the plurality of pixel data signals, the input control signals and the plurality of sequence control signals, respectively, and for generating a plurality of drive signals corresponding to the plurality of micro LED pixels by performing an operation on the plurality of image control signals using a NOT gate logic, and then outputting the plurality of drive signals to the display to cause the plurality of micro LED pixels to emit light.

9. 9. The driving system of claim 8, wherein the sequence controller is a FIFO memory.

10. 9. The driving system of a micro LED pixel according to claim 8, wherein the sequence controller further includes a shift register and an OR gate logic operation device, the OR gate logic operation device receiving the input control signals and the plurality of sequence control signals of the plurality of micro LED pixels respectively, and performing an OR gate logic operation to generate a plurality of output control signals corresponding to the plurality of micro LED pixels, and the shift register generating the plurality of image control signals based on the plurality of pixel data signals and the plurality of output control signals.