Communication device and semiconductor device

Abstract

To provide a communication device and a semiconductor device that can suppress malfunctions.SOLUTION: According to the present embodiment, a main pulse signal generation circuit generates a first main pulse signal according to a rising edge of a logic signal and a second main pulse signal according to a falling edge. A sub-pulse signal generation circuit performs at least one of a first generation process of generating a first sub-pulse signal corresponding to the first main pulse signal at a predetermined interval after a predetermined time after the first main pulse signal is generated, and a second generation process of generating a second sub-pulse signal corresponding to the second main pulse signal at the predetermined interval after the predetermined time after the second main pulse signal is generated. An output circuit outputs at least one of the first main pulse signal, the second main pulse signal, the first sub-pulse signal, and the second sub-pulse signal. The output circuit stops outputting at least one of the first sub-pulse signal and the second sub-pulse signal.SELECTED DRAWING: Figure 3

Description

[Technical field]

[0001] The present invention relates to a communication device and a semiconductor device. [Background technology]

[0002] Communication devices that transmit signals through AC coupling elements are generally known, but there is a risk that the receiving circuit of the communication device may malfunction due to signal noise or the like. [Prior art documents] [Patent documents]

[0003] [Patent Document 1] JP 2019-102822 A Summary of the Invention [Problem to be solved by the invention]

[0004] An object of the present invention is to provide a communication device and a semiconductor device capable of suppressing malfunctions. [Means for solving the problem]

[0005] According to this embodiment, the communication device includes a transmission circuit. The transmission circuit has an encoder. The encoder has a main pulse signal generation circuit, a sub-pulse signal generation circuit, and an output circuit. The main pulse signal generation circuit generates a first main pulse signal corresponding to the rising edge of the logic signal and a second main pulse signal corresponding to the falling edge. The sub-pulse signal generation circuit performs at least one of a first generation process of generating a first sub-pulse signal corresponding to the first main pulse signal at a predetermined interval a predetermined time after generating the first main pulse signal, and a second generation process of generating a second sub-pulse signal corresponding to the second main pulse signal at a predetermined interval a predetermined time after generating the second main pulse signal. The output circuit stops outputting at least one of the first sub-pulse signal and the second sub-pulse signal. [Brief description of the drawings]

[0006] [Figure 1] FIG. 1 is a block diagram showing an example of the configuration of a communication device. [Diagram 2] FIG. 4 is a diagram illustrating a schematic diagram of signals outputted from each circuit. [Diagram 3] FIG. 1 is a block diagram showing an example of the configuration of an encoder. [Figure 4] FIG. 4 is a diagram showing an example of the configuration of a main pulse signal generating circuit. [Diagram 5] FIG. 4 is a diagram showing an example of an output signal from a main pulse signal generating circuit. [Figure 6] FIG. 4 is a diagram showing an example of the configuration of a sub-pulse signal generating circuit. [Figure 7A] FIG. 4 is a diagram showing an example of an output signal of a sub-pulse signal generating circuit. [Figure 7B] FIG. 4 is a diagram showing an example of generation of main pulse and sub pulse signals. [Figure 8A] FIG. 4 is a diagram showing a configuration example of a switching signal generating circuit. [Figure 8B] FIG. 4 is a diagram showing an example of an output signal of a switching signal generating circuit. [Figure 9] FIG. 4 is a diagram showing an example of signal switching in a selection circuit of an encoder. [Figure 10] FIG. 13 is a diagram illustrating a configuration of a comparative example that does not have a selection circuit. [Figure 11] FIG. 13 is a diagram showing an example of operation when an input signal rises. [Figure 12] 11 is a diagram showing an example of operation when an input signal rises while a sub-pulse signal is being generated. [Figure 13] FIG. 4 is a diagram showing an example of the configuration of a decoder. [Figure 14] 6 is a diagram for explaining an example of the operation of the decoder when a third main pulse signal is input. FIG. [Figure 15] FIG. 11 is a diagram for explaining an example of the operation of the decoder when a fourth main pulse signal is input. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0007] Hereinafter, an embodiment of the present invention will be described with reference to the drawings. In the following embodiment, the characteristic configurations and operations of the communication device and the semiconductor device will be mainly described, but the communication device and the semiconductor device may have configurations and operations that are omitted in the following description.

[0008] (First embodiment) An example of the configuration of a communication device 1 will be described with reference to Figures 1 and 2. Figure 1 is a block diagram showing an example of the configuration of the communication device 1. As shown in Figure 1, the communication device 1 is, for example, a digital isolator, which is a device for transmitting digital logic signals in a state in which a transmitting side and a receiving side are electrically insulated. This digital isolator is a semiconductor device that can be formed by applying a highly versatile semiconductor process such as a CMOS process.

[0009] The communication device 1 includes, for example, a primary-side transmitting circuit (TX) 10 and a secondary-side receiving circuit (RX) 20, which are galvanically isolated from each other. That is, the communication device 1 includes an input buffer 102, an encoder 104, a converter 106, an AC coupling element 108, an amplifier (AMP) 110, a plurality of comparators 112a, 112b, a decoder 114, a range shifter 116, and an output buffer 118. Furthermore, FIG. 1 illustrates a signal input terminal VIx, an input signal Svix, and a signal output terminal VOx and an output signal Svox.

[0010] Fig. 2 is a diagram showing a schematic of the signals output by each circuit. The vertical axis indicates the signal level, and the horizontal axis indicates the time. Signals Svix, Sp1, Sn1, Spi1, Sni1, Dpi02, Dni02, Dpi2, Dni2, Sp2, Sn2, Svox0, and Svox correspond to the signals in Fig. 1. Signals Svix, Sp1, Sn1, Dpi2, Dni2, Sp2, Sn2, Svox0, and Svox are voltage signals, and signals Spi1, Sni1, Dpi02, and Dni02 are current signals.

[0011] The signal Svix is, for example, a square wave logic signal, and is input to the input terminal VIx (see FIG. 1). H transmission indicates an example of transmission of the main signal when the signal Svix changes from low level to high level, and L transmission indicates an example of transmission of the main signal when the signal Svix changes from high level to low level. That is, the signal Svix changes in time series as signals Sp1, Sn1, Spi1, Sni1, Dpi02, Dni02, Dpi2, Dni2, Sp2, Sn2, Svox0, and Svox. For example, the subscripts p and P indicate the positive side, which is the first pole side, and for example, the subscripts n and N indicate the negative side, which is the second pole side different from the first pole side.

[0012] More specifically, the signal Svix is ​​input to the input buffer 102 from a signal input terminal VIx. The signal Svix is ​​composed of a high level signal of, for example, 5 volts and a low level signal of, for example, 0 volts. In the signal Svix, a high level signal of 5 volts corresponds to "1" and a low level signal of 0 volts corresponds to "0". Thus, in this embodiment, a high level signal corresponds to "1" and a low level signal corresponds to "0".

[0013] The input buffer 102 outputs the rectangular wave input signal Svix to the encoder 104 while maintaining the shape of the rectangular wave. The encoder 104 generates pulse signals Sp1 and Sn1 in response to the rectangular wave input signal Svix. The encoder 104 generates first main pulse signals SHp1 and SHn2, which are a first combination of predetermined pulse signals, as main signals in response to the rising edge of the rectangular wave logic signal. For example, the encoder 104 generates the main pulse signal SHp1 before the main pulse signal SHn2 in response to the rising edge of the rectangular wave logic signal.

[0014] On the other hand, the encoder 104 generates, as a main signal, second main pulse signals SLn1 and SLp2, which are a second combination of predetermined pulse signals, in response to the falling edge of the square wave logic signal. For example, the encoder 104 generates the main pulse signal SLn1 before the main pulse signal SLp2 in response to the falling edge of the square wave logic signal.

[0015] In this way, the encoder 104 sets the p-side (plus side) pulse signal Sp1 to a high level before the n-side (minus side) pulse signal Sn1 for the rising edge of the square wave logic signal. On the other hand, the encoder 104 sets the n-side pulse signal Sn1 to a high level before the p-side pulse signal Sp1 for the falling edge of the square wave logic signal. Note that the combination of the predetermined pulse signals is not limited to two-pulse signals as long as the rising edge of the square wave logic signal and the falling edge of the square wave logic signal are different. For example, one-pulse signals, three-pulse signals, four-pulse signals, etc. may be used.

[0016] In addition to the main pulse signals SHp1, SHn2, SLn1, and SLp2, the encoder 104 generates first sub-pulse signals Shp1, Shn2 or second sub-pulse signals Sln1, Slp2 (not shown) for refreshing the decoder 114. The encoder 104 outputs the generated pulse signals to the converter 106. The encoder 104 will be described later in detail. In this embodiment, the first main pulse signals SHp1, SHn2 and the first sub-pulse signals Shp1, Shn2 are described as having the same shape, and the second main pulse signals SLn1, SLp2 and the second sub-pulse signals Sln1, Slp2 are described as having the same shape, but this is not limiting. The first sub-pulse signals Shp1, Shn2 or the second sub-pulse signals Sln1, Slp2 are generated to perform a so-called refresh process on the decoder 114 (described later).

[0017] The converter 106 converts the voltage pulse signals Sp1 and Sn1 into current pulse signals Spi1 and Sni1 and outputs them to the AC coupling element 108. The AC coupling element 108 transmits the signal generated by the encoder 104 to the decoder 114. This AC coupling element is an insulating micro-transformer, For example, while ensuring galvanic isolation, the differential waves Dpi02, Dni02 corresponding to the pulse signals Spi1, Sni1 are transmitted to the secondary side receiving circuit 20. The AC coupling element 108 outputs the differential waves Dpi02, Dni02 to the amplifier 110. Note that the AC coupling element 108 according to this embodiment is an insulating micro-transformer, but is not limited to this. For example, the AC coupling element 108 may be an insulating micro-capacitor that is galvanically isolated.

[0018] The amplifier 110 amplifies the differential waves Dpi02, Dni02 and outputs the resulting differential waves Dpi2, Dni2 to the multiple comparators 112a, 112b, respectively. That is, the signals Dpi2, Dni2 are amplified three-wave differential signals.

[0019] The comparators 112a, b output pulse signals Sp2, Sn2, which are generated by performing pulse signal shaping on the differential waves Dpi2, Dni2, respectively, to the decoder 114. More specifically, the comparators 112a, b generate third main pulse signals SHap1, SHan2, SHap2 corresponding to the first main pulse signals SHp1, SHn2 by pulse signal shaping. Similarly, the comparators 112a, b generate fourth main pulse signals SLan1, SLap2, SLan2 corresponding to the second main pulse signals SLn1, SLp2 by pulse signal shaping.

[0020] Also, the comparators 112a and 112b generate third auxiliary pulse signals Shap1, Shan2, and Shap2 corresponding to the first auxiliary pulse signals Shp1 and Shn2 by pulse signal shaping. Similarly, the comparators 112a and 112b generate fourth auxiliary pulse signals Slan1, Slap2, and Slan2 corresponding to the second auxiliary pulse signals Sln1 and Slp2 by pulse signal shaping. The decoder 114 decodes the square wave logic signal Svox0 according to the pulse signals Sp2 and Sn2. That is, the third auxiliary pulse signals Shap1, Shan2, and Shap2 are pulse signals equivalent to the third main pulse signals SHap1, SHan2, and SHap2. Similarly, the fourth auxiliary pulse signals Slan1, Slap2, and Slan2 are pulse signals equivalent to the fourth main pulse signals SLan1, SLap2, and SLan2. In this embodiment, the third auxiliary pulse signals Shapl, Shan2, and Shap2 are equivalent to the third main pulse signals SHap1, SHan2, and SHap2, but this is not limited thereto.Similarly, the fourth auxiliary pulse signals Slan1, Slap2, and Slan2 are equivalent to the fourth main pulse signals SLa1, SLa2, and SLa2, but this is not limited thereto.

[0021] The decoder 114 outputs the square wave logic signal Svox0 to the range shifter 116. The decoder 114 also maintains the output value at a high level for the third main pulse signals SHap1, SHan2, SHap2 and the third sub-pulse signals Shap1, Shan2, Shap2 corresponding to the rising edges of the square wave logic signal. Therefore, the decoder 114 maintains the output of a high level signal no matter how many times the third sub-pulse signals Shap1, Shan2, Shap2 corresponding to the rising edges are input.

[0022] On the other hand, the decoder 114 maintains the output value at a low level for the fourth main pulse signals SLan1, SLap2, SLan2 and the fourth sub-pulse signals Slan1, Slap2, Slan2 corresponding to the falling edges of the square wave logic signal. Therefore, no matter how many times the fourth sub-pulse signals Slan1, Slap2, Slan2 corresponding to the falling edges are input, the decoder 114 maintains the output of a low level signal.

[0023] For example, the third auxiliary pulse signals Shap1, Shan2, and Shap2 are inserted between the first main pulse signals SHp1, SHn2 corresponding to the rising edge of the rectangular wave input signal Svix and the second main pulse signals SLn1, SLp2 corresponding to the falling edge. In this case, even if the third auxiliary pulse signals Shap1, Shan2, and Shap2 are inserted, the shape of the rectangular wave logic signal Svox0 remains unchanged and is maintained at a high level until the second main pulse signals SLn1 and SLp2 are input.

[0024] Similarly, the fourth sub-pulse signals Slan1, Slap2, and Slan2 are inserted between the second main pulse signals SLn1 and SLp2 corresponding to the falling edge and the first main pulse signals SHp1 and SHn2 corresponding to the rising edge. In this case, even if the fourth sub-pulse signals Slan1, Slap2, and Slan2 are inserted, the shape of the square wave logic signal Svox0 remains unchanged and the low level is maintained until the first main pulse signals SHp1 and SHn2 are input.

[0025] The decoder 114 has, for example, a flip-flop, and sets a predetermined value to the flip-flop every time the third main pulse signal SHap1, SHan2, SHap2, the third sub-pulse signal Shap1, Shan2, Shap2, the fourth main pulse signal SLan1, SLap2, SLan2, or the fourth sub-pulse signal Slan1, Slap2, Slan2 is input. That is, when the third sub-pulse signal Shap1, Shan2, Shap2 or the fourth sub-pulse signal Slan1, Slap2, Slan2 is inserted, the decoder 114 sets a predetermined value to the flip-flop in response to the sub-pulse signal. In this case, even if the decoder 114 sets a predetermined value to the flip-flop, when the third main pulse signal SHap1, SHan2, SHap2, SHap2 is input, the decoder 114 maintains a high level output value until the fourth main pulse signal SLan1, SLap2, SLan2 is input. Similarly, even if the decoder 114 sets a predetermined value in the flip-flop, when the fourth main pulse signal SLan1, SLap2, SLan2 is input, the decoder 114 maintains a low-level output value until the third main pulse signal SHap1, SHan2, SHap2 is input.

[0026] In this way, the decoder 114 repeats the operation of setting a predetermined value to the flip-flop by the third sub-pulse signal Shapl, Shan2, Shap2 or the fourth sub-pulse signal Slanl, Slap2, Slan2, repeating the so-called refresh process. As a result, even if the output value of the flip-flop is inverted due to signal noise, for example, the output value is corrected to a correct value. The details of the decoder 114 will be described later with reference to Figs. 13 to 15.

[0027] The range shifter 116 range-shifts the logic signal Svox0, for example, from 5 volts to 30 volts, and outputs it as the logic signal Svox to the output buffer 118. The output buffer 118 outputs the logic signal Svox from the terminal VOx while maintaining the output waveform of the logic signal Svox.

[0028] 3 is a block diagram showing an example of the configuration of the encoder 104. The encoder 104 includes a main pulse signal generating circuit 200, a secondary pulse signal generating circuit 202, a switching signal generating circuit 204, and a selection circuit 206.

[0029] The main pulse signal generating circuit 200 generates first main pulse signals SHp1, SHn2 corresponding to the rising edges of the rectangular wave input signal Svix, and second main pulse signals SLn1, SLp2 corresponding to the falling edges of the rectangular wave input signal Svix. That is, the main pulse signal generating circuit 200 has a delay circuit 208 and a first pulse signal generating circuit 210. The main pulse signal generating circuit 200 will be described in detail later.

[0030] The secondary pulse signal generating circuit 202 generates first secondary pulse signals Shp1, Shn2 corresponding to the first main pulse signals SHp1, SHn2 between the first main pulse signals SHp1, SHn2 and the second main pulse signals SLn1, SLp2. The secondary pulse signal generating circuit 202 also generates second secondary pulse signals Sln1, Slp2 corresponding to the second main pulse signals SLn1, SLp2 between the second main pulse signals SLn1, SLp2 and the first main pulse signals SHp1, SHn2.

[0031] More specifically, when the secondary pulse signal generating circuit 202 detects a rising edge of the input signal Svix, it generates first secondary pulse signals Shp1, Shn2 repeatedly at a predetermined interval after a predetermined time. On the other hand, when the secondary pulse signal generating circuit 202 detects a falling edge of the input signal Svix, it generates second secondary pulse signals Sln1, Slp2 repeatedly at a predetermined interval after a predetermined time. This secondary pulse signal generating circuit 202 has an edge detection circuit 212, a refresh timer 214, and a second pulse signal generating circuit 216. The secondary pulse signal generating circuit 202 will be described in detail later.

[0032] When the switching signal generating circuit 204 detects a rising or falling edge of the input signal Svix, it outputs, for example, the switching signal select_pulse_sig as a high-level signal during the period corresponding to the main pulse selection period. On the other hand, the switching signal generating circuit 204 sets a period other than the main pulse selection period as a sub-pulse signal selection period and outputs the switching signal select_pulse_sig as a low-level signal. The details of the switching signal generating circuit 204 will be described later.

[0033] The selection circuit 206 is, for example, a multiplexer, and when a high-level signal is input as the switching signal select_pulse_sig, the selection circuit 206 selects and outputs the output signal of the main pulse signal generation circuit 200. On the other hand, when a low-level signal is input as the switching signal select_pulse_sig, the selection circuit 206 selects and outputs the output signal of the secondary pulse signal generation circuit 202. As a result, the selection circuit 206 outputs a secondary pulse signal during a period when the switching signal select_pulse_sig is a low-level signal, and stops outputting the main pulse signal. On the other hand, the selection circuit 206 outputs a main pulse signal during a period when the switching signal select_pulse_sig is a high-level signal, and stops outputting the secondary pulse signal. The selection circuit 206 according to this embodiment corresponds to an output circuit.

[0034] Here, the details of encoder 104 will be described with reference to Fig. 4 to Fig. 8B. Fig. 4 is a diagram showing an example of the configuration of main pulse signal generating circuit 200. This main pulse signal generating circuit 200 has a delay circuit 208 and a first pulse signal generating circuit 210. First pulse signal generating circuit 210 has a plurality of delay circuits 210a, 210b, and a plurality of logic circuits 210c, e.

[0035] 5 is a diagram showing an example of an output signal from the main pulse signal generating circuit 200. From the top, the diagram shows the input signal Svix, the output signal wait_dt_sig from the delay circuit 208, the delayed signal wait_dt_sig_d1T generated by the delay circuit 210a of the first pulse signal generating circuit 210, the delayed signal wait_dt_sig_d2T generated by the delay circuit 210b, and the pulse signals Sp1 and Sn1. The diagram also shows the switching signal select_pulse_sig generated by the switching signal generating circuit 204. The vertical axis indicates the signal level, and the horizontal axis indicates the time. As described above, a high level signal corresponds to 1, and a low level signal corresponds to 0.

[0036] The delay circuit 208 is configured by, for example, connecting a plurality of buffers in series. The delay circuit 208 outputs an output signal wait_dt_sig obtained by delaying the input signal Svix according to a delay time Tx_wait. The delay time Tx_wait is set according to the signal shape of the differential signals Dpi2, Dni2. For example, the signal level of the differential signals Dpi2, Dni2 below a predetermined absolute value is called a trailing signal. The delay time Tx_wait is set according to, for example, the length of the trailing signal. For example, if the first main pulse signals SHp1, SHn2 and the second main pulse signals SLn1, SLp2 are generated continuously, the trailing signals are superimposed, and the pulse signals Sp2, Sn2 generated by the comparators 112a, b are deformed. For this reason, the delay time Tx_wait is set so that, for example, the trailing signals are not superimposed.

[0037] The delay circuit 210a generates a delayed signal wait_dt_sig_D1T by delaying the output signal wait_dt_sig by 1T. The delay circuit 210b generates a delayed signal wait_dt_sig_d2T by further delaying the delayed signal wait_dt_sig_d1T by 1T.

[0038] The logic circuit 210c performs a logical operation according to the formula (1).

number

[0039] That is, when the output signal wait_dt_sig is at a high level and the delay signal wait_dt_sig_d1T is at a low level, the logic circuit 210c outputs the pulse signal Sp1 as a high level. That is, the main pulse signal SHp1 is a high level signal with a time width of 1T from the point when the delay time Tx_wait has elapsed since the rising edge of the input signal Svix.

[0040] Moreover, when the delay signal wait_dt_sig_d1T is at a low level and the delay signal wait_dt_sig_d2T is at a high level, the logic circuit 210c outputs the pulse signal Sp1 as a high level. That is, the main pulse signal SLp2 is a high level signal with a time width of 1T from the point when the delay time Tx_wait and 1T have elapsed since the falling edge of the input signal Svix.

[0041] The logic circuit 210e performs a logical operation according to equation (2).

number

[0042] That is, when the delayed signal wait_dt_sig_d1T is at a high level and the delayed signal wait_dt_sig_D2T is at a low level, the logic circuit 210e outputs the pulse signal Sn1 as a high level. That is, the main pulse signal SHn2 is a high level signal with a time width of 1T from the time when the delay time Tx_wait and 1T have elapsed since the rising edge of the input signal Svix.

[0043] Furthermore, when the output signal wait_dt_sig is at a low level and the delay signal wait_dt_sig_d1T is at a high level, the logic circuit 210e outputs the pulse signal Sn1 as a high level. That is, the main pulse signal SLn1 is a high level signal with a time width of 1T from the point when the delay time Tx_wait has elapsed since the falling edge of the input signal Svix.

[0044] In this way, the first pulse signal generation circuit 210 generates the first main pulse signals SHp1, SHn2 from the point when the delay time Tx_wait has elapsed since the rising edge of the input signal Svix. Also, the first pulse signal generation circuit 210 generates the second main pulse signals SLn1, SLp2 from the point when the delay time Tx_wait has elapsed since the falling edge of the input signal Svix.

[0045] 6 is a diagram showing an example of the configuration of the secondary pulse signal generating circuit 202. As described above, the secondary pulse signal generating circuit 202 has an edge detection circuit 212, a refresh timer 214, and a second pulse signal generating circuit 216. The edge detection circuit 212 has, for example, a delay circuit 212a and an exclusive-OR circuit 212b. The second pulse signal generating circuit 216 has a plurality of delay circuits 216a, 216b, and a plurality of logic circuits 216c, e.

[0046] 7A is a diagram showing an example of an output signal from the secondary pulse signal generating circuit 202. From the top, the diagram shows the input signal Svix, the generated signal Srefresh_timer in the refresh timer 214, the generated pulse signal timeout_reresh of the refresh timer 214, the delayed signal timeout_reresh_D1T generated by the delay circuit 216a, the delayed signal timeout_reresh_D2T generated by the delay circuit 216b, and the pulse signals Sp1 and Sn1. As described above, a high level signal corresponds to 1, and a low level signal corresponds to 0.

[0047] 6, the exclusive OR circuit 212b outputs 1 when the input signal is a combination of 1, 0, or 0 and 1. That is, the edge detection circuit 212 outputs 1, which is a high level signal, when the value of the input signal Svix and the value of the output signal of the delay circuit 212a differ, that is, when a signal corresponding to an edge is input.

[0048] The refresh timer 214 has, for example, an internal capacitor, and internally generates the generation signal Srefresh_timer by repeatedly charging and discharging the capacitor from the time when a high-level signal is input from the edge detection circuit 212. Then, when the signal Srefresh_timer exceeds a predetermined threshold value Svref, the refresh timer 214 outputs a pulse signal timeout_reresh with a time width of 2T. In this way, the refresh timer 214 repeatedly outputs the pulse signal timeout_reresh at a predetermined time interval (Trefresh+2T) from the time when the edge detection circuit 212 inputs a high-level signal. However, the refresh timer 214 internally generates a new generation signal Srefresh_timer when the edge detection circuit 212 detects the next edge. In other words, the refresh timer 214 refreshes the capacitor and newly repeats charging and discharging the capacitor when the edge detection circuit 212 detects the next edge.

[0049] The delay circuit 216a generates a delayed signal timeout_reresh_D1T by delaying the pulse signal timeout_reresh by 1T. The delay circuit 216b generates a delayed signal timeout_reresh_D2T by delaying the delayed signal timeout_reresh_D1T by 1T.

[0050] The logic circuit 216c performs a logical operation according to the formula (3).

number

[0051] That is, when the pulse signal timeout_reresh is at a low level, the delay signal timeout_reresh_D1T is at a high level, and the input signal Svix is ​​at a high level, the logic circuit 216c outputs the pulse signal Sp1 as a high level. That is, the sub-pulse signal Shp1 is a high level signal with a time width of 1T from the point when the delay time Trefresh and 2T have elapsed since the rising edge of the input signal Svix.

[0052] In addition, when the delay signal timeout_reresh_D1T is at a low level, the delay signal timeout_reresh_D2T is at a high level, and the input signal Svix is ​​at a low level, the logic circuit 216c outputs the pulse signal Sp1 as a high level. That is, the sub-pulse signal Slp2 is a high level signal with a time width of 1T from the point when the delay time Trefresh and 3T have elapsed since the falling edge of the input signal Svix.

[0053] The logic circuit 216e performs a logical operation according to the formula (4).

number

[0054] That is, when the delay signal timeout_reresh_D1T is at a low level, the delay signal timeout_reresh_D2T is at a high level, and the input signal Svix is ​​at a high level, the logic circuit 216e outputs the pulse signal Sn1 as a high level. That is, the sub-pulse signal Shn2 is a high level signal with a time width of 1T from the point when the delay time Trefresh and 3T have elapsed since the rising edge of the input signal Svix.

[0055] Moreover, when the pulse signal timeout_reresh is at a low level, the delay signal timeout_reresh_D1T is at a high level, and the input signal Svix is ​​at a low level, the logic circuit 216e outputs the pulse signal Sn1 as a high level. That is, the sub-pulse signal Sln1 is a high level signal with a time width of 1T from the point when the delay time Trefresh and 2T have elapsed since the falling edge of the input signal Svix.

[0056] In this way, the secondary pulse signal generating circuit 202 repeatedly and alternately generates the first secondary pulse signals Shp1, Shn2 from the time when the delay times Trefresh and 2T have elapsed since the rising edge of the input signal Svix. Also, the first pulse signal generating circuit 210 repeatedly and alternately generates the second main pulse signals Sln1, Slp2 from the time when the delay times Trefresh and 2T have elapsed since the falling edge of the input signal Svix.

[0057] 7B is a diagram showing an example of generation of main and sub pulse signals. From the top, it shows input signal Svix, pulse signals Sp1, Sn1, threshold voltage Svref in refresh timer 214, internal signal Srefresh_Timer, and output signal Svox. The vertical axis represents signal level, and the horizontal axis represents time. After the first main pulse signal, a first sub pulse signal is repeatedly generated. Similarly, after the second main pulse signal, a second sub pulse signal is repeatedly generated. The output signal Svox has a delay time TX_wait and a delay of 2T, and has a high level signal for the same period as the input signal Svix.

[0058] Here, a configuration example of the switching signal generation circuit 204 will be described with reference to Fig. 8A and Fig. 8B. Fig. 8A is a diagram showing a configuration example of the switching signal generation circuit 204. As shown in Fig. 8A, the switching signal generation circuit 204 has delay circuits 208, 204a and an ExOR circuit (non-match circuit) 204b. Fig. 8B is a diagram showing an example of an output signal of the switching signal generation circuit 204. From the top, the input signal Svix, the delayed signals of the delay circuits 208, 204a, and the switching signal select_pulse_sig output by the ExOR circuit (non-match circuit) 204b are shown. The horizontal axis represents time. As described above, a high level signal corresponds to 1, and a low level signal corresponds to 0.

[0059] 8B, the delay circuit 208 delays the input signal Svix by Tx_Wait, and the delay circuit 204a further delays the input signal Svix by 2T and outputs the signal to an ExOR circuit (non-match circuit) 204b. The ExOR circuit (non-match circuit) 204b generates a switching signal select_puls_sig having a pulse width of Tx_Wait+2T.

[0060] That is, the switching signal generating circuit 204 performs a logical operation according to the formula (5).

number

[0061] In this way, when the input signal Svix is ​​at a high level and the delayed signal wait_dt_sig_d2T is at a low level, the switching signal generating circuit 204 outputs the selection signal select_pulse_sig as a high level. Also, when the input signal Svix is ​​at a low level and the delayed signal wait_dt_sig_d2T is at a high level, the logic circuit 204b outputs the selection signal select_pulse_sig as a high level. That is, the selection signal select_pulse_sig is a high level signal with a time width of the delay time (Tx_wait+2T) from the rising or falling edge of the input signal Svix to rising.

[0062] 9 is a diagram showing an example of signal switching in the selection circuit 206 of the encoder 104. From the top, the diagram shows the input signal Svix, the pulse signals Sp1 and Sn1 of case 1 (CASE-1), the pulse signals Sp1 and Sn1 of case 2 (CASE-2), the pulse signals Sp1 and Sn1 of case 3 (CASE-3), and the selection signal select_pulse_sig. The horizontal axis represents time, and the vertical axis represents signal level.

[0063] Case 1 is a case where the input signal Svix falls at the end of each of the first sub-pulse signals Shp1 and Shn2 shown in Fig. 7A. Case 2 is a case where the input signal Svix falls while the first sub-pulse signals Shp1 and Shn2 are being generated. Case 3 is a case where the input signal Svix falls just before the first sub-pulse signals Shp1 and Shn2 are generated.

[0064] As shown in FIG. 9, the selection circuit 206 according to the present embodiment stops the output of the secondary pulse signal generating circuit 202 when the selection signal select_pulse_sig becomes high level. Therefore, as in cases 2 and 3, the output of the secondary pulse signal generating circuit 202 is stopped during or before the generation of the first secondary pulse signals Shp1 and Shn2, so that the influence of the first secondary pulse signals Shp1 and Shn2 is suppressed. In other words, the pulse signal generating circuit 200 can generate the second main pulse signals SLn1 and SLp2 immediately after the delay time TX_Wait from the time when the input signal Svix rises or falls (see FIG. 5). In this way, in the communication device 1 according to the present embodiment, the time when the input signal Svix rises or falls is unknown until the input signal Svix actually rises or falls, but the pulse signal generating circuit 200 can generate the second main pulse signals SLn1 and SLp2 without being influenced by the first secondary pulse signals Shp1 and Shn2. Similarly, the main pulse signal generating circuit 200 is capable of generating the first main pulse signals SHp1, SHn2 without being affected by the second secondary pulse signals Sln1, Slp2.

[0065] 10 is a diagram showing a schematic configuration of a comparative example that does not have the selection circuit 206. The configuration of the comparative example does not have the selection circuit 206. For this reason, if a sub-pulse signal is being generated when the input signal Svix rises or falls, the main pulse signal is generated after TX_Wait from the end of generation of the sub-pulse signal in order to suppress interference between the sub-pulse signal and the main pulse signal.

[0066] 11 is a diagram showing an example of operation when the input signal Svix rises. From the top, the input signal Svix, the pulse signals Sp1 and Sn1 of the comparative example, and the pulse signals Sp1 and Sn1 of the communication device 1 according to the present application are shown. The horizontal axis represents time, and the vertical axis represents signal level. Since this is the case when the input signal Svix rises, the second sub-pulse signals Sln1 and Slp2 are repeatedly generated.

[0067] 11, when the input signal Svix rises after the second secondary pulse signals Sln1, Slp2 are generated, there is no influence of the second secondary pulse signals Sln1, Slp2 in either the comparative example or the present application. That is, in either the comparative example or the present application, the first main pulse signals SHp1, SHn2 can be generated immediately after the TX_Wait period from the timing when the input signal Svix rises.

[0068] 12 is a diagram showing an example of operation when the input signal Svix rises while the second sub-pulse signals Sln1 and Slp2 are generated. From the top, the input signal Svix, the pulse signals Sp1 and Sn1 of the comparative example, and the pulse signals Sp1 and Sn1 of the communication device 1 according to the present application are shown. The horizontal axis represents time, and the vertical axis represents signal level.

[0069] As shown in FIG. 12, when the input signal Svix rises during the generation of the second sub-pulse signals Sln1 and Slp2, in the comparative example, the second sub-pulse signals Sln1 and Slp2 are included in the TX_Wait period. This causes interference between the second sub-pulse signals Sln1 and Slp2 and the first main pulse signals SHp1 and SHn2 in the decoder 114. For this reason, in the comparative example, after the generation of the second sub-pulse signals Sln1 and Slp2 ends, it is necessary to provide another TX_Wait period, which causes communication delays. In contrast, in the communication device 1 according to the present application, the output of the second sub-pulse signals Sln1 and Slp2 is stopped, so that the generation process of the first main pulse signals SHp1 and SHn2 can be performed without waiting for the end of the generation of the second sub-pulse signals Sln1 and Slp2.

[0070] Here, a configuration example of the decoder 114 will be described with reference to Figures 13 to 15. Figure 13 is a diagram showing a configuration example of the decoder 114. The decoder 114 has a decoding circuit 40, a signal holding circuit 50, a plurality of detection circuits 60, 70, and a reset circuit 80. Figure 13 further shows terminals INP, INN, and DEC_OUT.

[0071] The decoding circuit 40 outputs a first signal pair (set=1, reset=0) as a predetermined signal each time any one of the third main pulse signals SHap1, SHan2, SHap2 and the third secondary pulse signals Shap1, Shan2, Shap2 is input. The decoding circuit 40 also outputs a second signal pair (set=0, reset=1) as a predetermined signal each time any one of the fourth main pulse signals SLan1, SLap2, SLan2 and the fourth secondary pulse signals Slan1, Slap2, Slan2 is input.

[0072] The signal holding circuit 50 is, for example, an RS flip-flop circuit, which is a sequential circuit. The signal holding circuit 50 outputs a high level signal (1) for example, a first signal pair (set=1, reset=0), and outputs a low level signal (0) for example, a second signal pair (set=0, reset=1). Also, for example, a third signal pair (set=0, reset=0) holds the signal value.

[0073] The detection circuit (DECODE completion timing detection circuit) 60 detects the completion timing of the decoding of the decoding circuit 40. That is, the detection circuit 60 detects whether a main pulse signal or a sub pulse signal has been input. For example, when the input signal of the detection circuit 60 is changed from the third signal pair (set=0, reset=0) to the first signal pair (set=1, reset=0) or the second signal pair (set=0, reset=1), the nor circuit 316a changes the output signal from a high level signal to a low level signal. As a result, the flip-flop 316b outputs a high level signal (1) when either the main pulse signal or the sub pulse signal is input. When the flip-flop 316b is reset, it outputs a low level signal (0).

[0074] The detection circuit (output inversion detection circuit) 70 detects output inversion. That is, this detection circuit 70 detects inversion of the output value of the signal holding circuit 50. The edge detection circuit changes the output from a high level signal to a low level signal when a time-series different level signal is input. As a result, the flip-flop 318b outputs a high level signal (1) when the output value of the signal holding circuit 50 is inverted. When the flip-flop 318b is reset, it outputs a low level signal (0). Note that the detection circuit 70 does not detect output inversion in the signal holding operation of the signal holding circuit 50 for the secondary pulse signal.

[0075] The reset circuit 80 has a condition determination circuit 330 and a reset output circuit 340. The reset circuit 80 initially resets the flip-flops 308a, 308b, 310a, and 310b to, for example, a low level signal (0) in response to the detection results of the multiple detection circuits 60 and 70.

[0076] For example, when a high level signal (1) is input as a result of the determination by the detection circuits 60 and 70, the condition determination circuit 330 outputs an error signal to the reset output circuit 340. As a result, the reset output circuit 340 resets the flip-flops 308a, 308b, 310a, and 310b to a low level signal (0).

[0077] Furthermore, when the signal R_INP1 or R_INN1 becomes a high level signal (1), the condition determination circuit 330 outputs an error signal to the reset output circuit 340 after a predetermined time. This causes the reset output circuit 340 to reset the flip-flops 308a, 308b, 310a, and 310b to a low level signal (0). This makes it possible to reset the flip-flops 308a, 308b, 310a, and 310 even when the signals of the detection circuits 60 and 70 are not yet input.

[0078] Furthermore, the reset output circuit 340 resets the flip-flops 308a, 308b, 310a, and 310b to a low level signal (0) when there is no signal based on the signals INP_X, INP_dly, INN_X, and INN_dly1. This makes it possible to repeatedly reset the flip-flops 308a, 308b, 310a, and 310 even when the signals of the detection circuits 60 and 70 are not being input.

[0079] When the reset output circuit 340 receives the system signal UVLO as another signal, it resets the flip-flops 308a, 308b, 310a, 310b, 316b, and 318b to a low level signal (0). This makes it possible to reset the flip-flops 308a, 308b, 310a, 310, 316b, and 318b in response to the system signal UVLO of the upper device.

[0080] More specifically, the decoding circuit 40 includes a plurality of buffer circuits 302 and 306 , a plurality of NOT circuits 300 and 304 , a first flip-flop group 308 , a second flip-flop group 310 , and a decision circuit 312 .

[0081] The first pulse detection circuit 308 is, for example, a first flip-flop group, and has a plurality of first flip-flops 308a, b. The first pulse detection circuit 308 detects, for example, the first pulses of the third main pulse signals SHap1, SHan2, SHap2, the third sub-pulse signals Shap1, Shan2, Shap2, the fourth main pulse signals SLan1, SLap2, SLan2, and the fourth sub-pulse signals Slan1, Slap2, Slan2. That is, the first pulse detection circuit 308 detects SHap1, Shap1, SLan1, and Slan1.

[0082] The second pulse detection circuit 310 is, for example, a second flip-flop group, and has a plurality of second flip-flops 310a, b. The second pulse detection circuit 310 detects, for example, the second pulses of the third main pulse signal SHap1, SHan2, SHap2, the third sub-pulse signal Shapl, Shan2, Shap2, the fourth main pulse signal SLan1, SLap2, SLan2, and the fourth sub-pulse signal Slan1, Slap2, Slan2. That is, the first pulse detection circuit 308 detects SHan2, Shan2, SLan1, SLap2, Slap2. The decision circuit 312 has a plurality of logic circuits 312a, b.

[0083] The NOT circuit 300 delays the signal input from the terminal INP by Δt and inverts and outputs the signal as INP_X to the clock terminal of the first flip-flop 308a. The buffer circuit 302 delays the signal input from the terminal INP by Δt and outputs the signal as INP_dly to the decision circuit 312. Similarly, the NOT circuit 304 delays the signal input from the terminal INN by Δt and inverts and outputs the signal as INN_X to the clock terminal of the first flip-flop 308b. The buffer circuit 306 delays the signal input from the terminal INN by Δt and outputs the signal as INN_dly to the decision circuit 312.

[0084] The first flip-flops 308a, b and the second flip-flops 310a, b are, for example, D flip-flops, and the first flip-flops 308a, b always receive a high-level signal at their D terminals and output a low-level signal (0) when a high-level signal (1) is input as a reset input.

[0085] First, while referring to Fig. 13, an example of the operation of the decoder 114 when the third main pulse signals SHap1, SHan2, and SHap2 are input will be described using Fig. 14. Fig. 14 is a diagram for explaining an example of the operation of the decoder 114 when the third main pulse signals SHap1, SHan2, and SHap2 are input. The signals in Fig. 14 correspond to the signals in Fig. 13. The horizontal axis indicates time.

[0086] 14, first, the first flip-flop 308a of the first pulse detection circuit 308 receives the third main pulse signal SHap1 from the terminal INP at timing t1, and changes the signal R_INP1 from a low level signal (0) to a high level signal (1) in response to timing t2 when the signal SHap1 changes from a high level signal (1) to a low level signal (0), and inputs the signal to the D terminal of the second flip-flop 310a of the second pulse detection circuit 310. That is, the first flip-flop 308a changes the signal R_INP1 from a low level signal (0) to a high level signal (1) in response to timing t2 when the signal INP_X changes from a low level signal (0) to a high level signal (1).

[0087] Next, the second flip-flop 310a receives the third main pulse signal SHan2 from the terminal INN at timing t2, and in response to timing t3 when the signal SHan2 changes from a high level signal (1) to a low level signal (0), changes the signal R_INP2 from a low level signal (0) to a high level signal (1), and outputs the signal R_INP2 to the determination circuit 312. That is, the second flip-flop 310a changes the signal R_INP2 from a low level signal (0) to a high level signal (1) in response to timing t3 when the signal INN_X changes from a low level signal (0) to a high level signal (1).

[0088] Next, the logic circuit 312a of the determination circuit 312 sets the signal set to a high level signal (1) at the timing when the signals INP_dly and R_INP2 become high level signals (1) and the signals INN_dly and R_INN2 become low level signals (0).

[0089] On the other hand, the logic circuit 312b of the decision circuit 312 outputs a signal opposite to that of the logic circuit 312a. That is, the logic circuit 312b outputs a high level signal (1) when the levels of the input signals to the logic circuit 312a are all inverted when the logic circuit 312a outputs a high level signal (1). Conversely, the logic circuit 312a outputs a high level signal (1) when the levels of the input signals to the logic circuit 312b are all inverted when the logic circuit 312b outputs a high level signal (1). That is, the logic circuit 312b outputs a low level signal (0) when the output of the logic circuit 312a is a high level signal (1). As a result, the signal holding circuit 50 sets the signal Svox to a high level signal (1) and maintains it, since the signal set is a high level signal (1) and the signal reset is a low level signal (0).

[0090] Then, when the signals Sp2, Sn2, INP_dly, and INN_dly become a non-signal state, that is, a low level signal (0), the FF reset of the reset circuit 80 resets the flip-flops 308a, 308b, 310a, 316b, 318b, and 310 to a low level signal (0).

[0091] The detection circuit 70 changes the output signal R_DEC_out_chang from a low level signal (0) to a high level signal (1) in response to the timing at which the signal Svox changes from a low level signal (0) to a high level signal (1).

[0092] The detection circuit 60 changes the output signal R_DEC_end from a low level signal (0) to a high level signal (1) in response to the timing when the signal set or the signal reset changes from a low level signal (0) to a high level signal (1). When the third secondary pulse signals Shap1, Shan2, and Shap2 are input, the detection circuit 60 performs the same operation as when the third main pulse signals SHap1, SHan2, and SHap2 are input.

[0093] Next, an example of the operation of the decoder 114 when the fourth main pulse signals SLan1, SLap2, and SLan2 are input will be described using Fig. 15 while referring to Fig. 13. Fig. 15 is a diagram for explaining an example of the operation of the decoder 114 when the fourth main pulse signals SLan1, SLap2, and SLan2 are input. The signals in Fig. 15 correspond to the signals in Fig. 13. The horizontal axis indicates time.

[0094] 15, first, the first flip-flop 308b of the first pulse detection circuit 308 receives the fourth main pulse signal SLan1 from the terminal INN at timing t6, and changes the signal R_INN1 from a low level signal (0) to a high level signal (1) in response to timing t7 when the signal INN_X changes from a high level signal (1) to a low level signal (0), and inputs the signal to the D terminal of the second flip-flop 310b. That is, the first flip-flop 308b changes the signal R_INN1 from a low level signal (0) to a high level signal (1) in response to timing t7 when the signal INN_X changes from a low level signal (0) to a high level signal (1).

[0095] Next, the second flip-flop 310b of the second pulse detection circuit 310 receives the fourth main pulse signal SLap2 from the terminal INP at timing t7, and in response to timing t8 when the signal INP_X changes from a high level signal (1) to a low level signal (0), changes the signal R_INN2 from a low level signal (0) to a high level signal (1), and outputs the signal to the determination circuit 312. That is, the second flip-flop 310b changes the signal R_INN2 from a low level signal (0) to a high level signal (1) in response to timing t8 when the signal INP_X changes from a low level signal (0) to a high level signal (1).

[0096] Next, the logic circuit 312b of the determination circuit 312 sets the signal reset to a high level signal (1) at the timing when the signals INN_dly and R_INN2 become high level signals (1) and the signals INP_dly and R_INP2 become low level signals (0).

[0097] As described above, the logic circuit 312a outputs a low level signal (0) when the output of the logic circuit 312b is a high level signal (1). As a result, the signal holding circuit 50 sets and maintains the signal Svox as a low level signal (0) since the signal reset is a high level signal (1) and the signal set is a low level signal (0).

[0098] The detection circuit 70 changes the output signal R_DEC_out_chang from a low level signal (0) to a high level signal (1) in response to the timing at which the signal Svox changes from a high level signal (1) to a low level signal (0).

[0099] The detection circuit 60 changes the output signal R_DEC_end from a low level signal (0) to a high level signal (1) in response to the timing when the signal set or the signal reset changes from a low level signal (0) to a high level signal (1). When the fourth auxiliary pulse signals Slan1, Slap2, Slan2 are input, the detection circuit 60 performs the same operation as when the fourth main pulse signals SLa1, SLa2, SLa2 are input.

[0100] In this way, the signal holding circuit 50 can maintain the output value independently of the reset operation on the flip-flops 308a, 308b, 310a, 310b, 316b, and 318b of the reset circuit 80. Therefore, even if the outputs of the flip-flops 308a, 308b, 310a, and 310b are erroneously inverted due to noise or the like between the third main pulse signal SHap1, SHan2, and SHap2 and the fourth main pulse signal SLa1, SLa2, and SLa2 while the output value of the signal holding circuit 50 is maintained, it is possible to restore the correct output value in accordance with the third auxiliary pulse signal Shapl, Shan2, and Shap2 or the fourth auxiliary pulse signal Slan1, Slap2, and Slan2.

[0101] As described above, according to this embodiment, the main pulse signal generating circuit 200 generates the first main pulse signals SHp1, SHn2 in response to the rising edge of the logic signal Sxix and the second main pulse signals SLn1, SLp2 in response to the falling edge, and the sub-pulse signal generating circuit 202 generates the first sub-pulse signals Shp1, Shn2 corresponding to the first main pulse signals SHp1, SHn2 at a predetermined interval (Trefresh+2T) a predetermined time after generating the first main pulse signals SHp1, SHn2. and a second generation process for generating second sub-pulse signals Sln1, Slp2 corresponding to the second main pulse signals SLn1, SLp2 at a predetermined interval (Trefresh+2T) a predetermined time after the generation of the second main pulse signals SLn1, SLp2, and the selection circuit (output circuit) 206 stops outputting the sub-pulse signals generated by the sub-pulse signal generating circuit 202 in response to at least one of a rising edge and a falling edge of the logic signal Sxix. As a result, if at least one of the rising edge and the falling edge of the logic signal Sxix occurs while the secondary pulse signals Shp1, Shn2, Sln1, Slp2 are being output, the secondary pulse signals Shp1, Shn2, Sln1, Slp2 are stopped. Therefore, even if the secondary pulse signals Shp1, Shn2, Sln1, Slp2 interfere with the primary pulse signals SHp1, SHn2, SLn1, SLp2 on the receiving circuit 20 side, the primary pulse signal generating circuit 200 can generate the primary pulse signals SHp1, SHn2, SLn1, SLp2 immediately after the time Tx_Wait, without waiting for the end of the secondary pulse signals Shp1, Shn2, Sln1, Slp2.

[0102] The decoder 114 also has flip-flops 308a, 308b, 310a, 310, 316b, and 318b, and sets a predetermined value to the flip-flops 308a, 308b, 310a, 310b, 316b, and 318b every time the third secondary pulse signals Shapl, Shan2, and Shap2 corresponding to the first secondary pulse signals Shp1 and Shn2 and the fourth secondary pulse signals Slan1, Slap2, and Slan2 corresponding to the second secondary pulse signals Sln1 and Slp2 are input. That is, when the third secondary pulse signals Shapl, Shan2, and Shap2 or the fourth secondary pulse signals Slan1, Slap2, and Slan2 are inserted, the decoder 114 sets a predetermined value to the flip-flops 308a, 308b, 310a, 310b, 316b, and 318b in response to the secondary pulse signal. As a result, even if the outputs of the flip-flops 308a, 308b, 310a, 310b, 316b, and 318b are erroneously inverted due to noise or the like between the first main pulse signals SHp1 and SHn2 and the second main pulse signals SLn1 and SLp2, the outputs can be restored to the correct output values. As a result, malfunction of the communication device 1 can be suppressed.

[0103] The signal holding circuit 50 maintains a high level signal even when any of the third main pulse signals SHap1, SHan2, SHap2, and the third sub-pulse signals Shap1, Shan2, and Shap2 are input, and maintains a low level signal even when any of the fourth main pulse signals SLan1, SLap2, and SLan2, and the fourth sub-pulse signals Slan1, Slap2, and Slan2 are input. This makes it possible to maintain the value of the output signal Svox corresponding to the logic signal Sxix even when any of the third sub-pulse signals Shap1, Shan2, and Shap2, and the fourth sub-pulse signals Slan1, Slap2, and Slan2 are input. This makes it possible to suppress malfunction of the communication device 1.

[0104] Although some embodiments of the present invention have been described, these embodiments are presented as examples and are not intended to limit the scope of the invention. These novel embodiments can be implemented in various other forms, and various omissions, substitutions, and modifications can be made without departing from the spirit of the invention. These embodiments and their modifications are included in the scope and spirit of the invention, and are included in the scope of the invention and its equivalents described in the claims. [Explanation of symbols]

[0105] 1: communication device (semiconductor device), 10: transmission circuit, 20: reception circuit, 60: detection circuit, 70: detection circuit, 80: reset circuit, 104: encoder, 108: AC coupling element, 114: decoder, 200: main pulse signal generation circuit, 202: sub-pulse signal generation circuit, 206: selection circuit (output circuit), 308: first pulse detection circuit, 308a, 308b, 310a, 310b, 316b, 318b: flip-flops , 310: second pulse detection circuit, SHp1, SHn2: first main pulse signal, Shp1, Shn2: first auxiliary pulse signal, SLn1, SLp2: second main pulse signal, Sln1, Slp2: second auxiliary pulse signal, SHap1, SHan2, SHap2: third main pulse signal, third auxiliary pulse signal, SLan1, SLap, SLan2: fourth main pulse signal, Slap1, Slan2, Slap2: fourth auxiliary pulse signal.

Claims

1. A communication device including a transmission circuit, The transmission circuit includes an encoder; The encoder comprises: a main pulse signal generating circuit that generates a first main pulse signal corresponding to a rising edge of the logic signal and a second main pulse signal corresponding to a falling edge of the logic signal; a sub-pulse signal generating circuit that performs at least one of a first generating process of generating a first sub-pulse signal corresponding to the first main pulse signal at a predetermined interval a predetermined time after generating the first main pulse signal, and a second generating process of generating a second sub-pulse signal corresponding to the second main pulse signal at a predetermined interval a predetermined time after generating the second main pulse signal; an output circuit that outputs at least one of the first main pulse signal, the second main pulse signal, the first sub-pulse signal, and the second sub-pulse signal, The output circuit stops outputting at least one of the first sub-pulse signal and the second sub-pulse signal.

2. The communication device according to claim 1 , wherein the output circuit stops outputting at least one of the first sub-pulse signal and the second sub-pulse signal in response to at least one of the rising edge and the falling edge.

3. 2. The communication device of claim 1, wherein the first main pulse signal is a first combination of a plurality of pulse signals, and the second main pulse signal is a second combination of a plurality of pulse signals different from the first combination.

4. A receiving circuit is further provided, The receiving circuit includes a decoder; The decoder comprises: generating a high level signal in response to a third main pulse signal and a third sub-pulse signal corresponding to the first main pulse signal and the first sub-pulse signal, respectively; 2. The communication device according to claim 1, further comprising a signal holding circuit that outputs a high level signal until either a fourth main pulse signal or a fourth sub-pulse signal corresponding to the second main pulse signal or the second sub-pulse signal, respectively, is input.

5. The decoder comprises: generating a low level signal in response to the fourth main pulse signal and the fourth sub pulse signal, 5. The communication device according to claim 4, wherein the signal holding circuit outputs a low level signal until either a third main pulse signal or a third sub-pulse signal is input.

6. the first sub-pulse signal is a first combination of a plurality of pulse signals, and the second sub-pulse signal is a second combination of a plurality of pulse signals different from the first combination, The communication device according to claim 5 , wherein the decoder performs a refresh operation in response to the first sub-pulse signal and the second sub-pulse signal.

7. The decoder comprises: a first pulse detection circuit that outputs a predetermined signal in response to a first pulse signal among a plurality of pulse signals included in the third main pulse signal, the third sub-pulse signal, the fourth main pulse signal, and the fourth sub-pulse signal; a second pulse detection circuit that outputs a predetermined signal in response to a second pulse signal among a plurality of pulse signals included in the third main pulse signal, the third sub-pulse signal, the fourth main pulse signal, and the fourth sub-pulse signal, based on at least an output signal of the first pulse detection circuit; a detection circuit that outputs a first signal corresponding to the rising edge and a second signal corresponding to the falling edge based on at least an output signal of the second pulse detection circuit; a reset circuit that generates a reset signal to reset the first pulse detection circuit and the second pulse detection circuit to initial values ​​in response to a last pulse signal among a plurality of pulse signals included in each of the third main pulse signal, the third sub-pulse signal, the fourth main pulse signal, and the fourth sub-pulse signal, The communication device according to claim 6 , wherein the signal holding circuit outputs the high level signal or the low level signal in response to the first signal and the second signal.

8. 5. The communication device according to claim 4, further comprising an AC coupling element that transmits at least one of the first main pulse signal, the second main pulse signal, the first sub-pulse signal, and the second sub-pulse signal output from the output circuit to the receiving circuit.

9. The AC coupling element is either an insulating micro-transformer or a micro-capacitor; The communication device according to claim 8 , wherein the transmitting circuit and the receiving circuit are galvanically isolated by one of the isolation micro-transformer and the micro-capacitor.

10. A semiconductor device including an encoder, The encoder comprises: a main pulse signal generating circuit that generates a first main pulse signal corresponding to a rising edge of the logic signal and a second main pulse signal corresponding to a falling edge of the logic signal; a sub-pulse signal generating circuit that performs at least one of a first generating process of generating a first sub-pulse signal corresponding to the first main pulse signal at a predetermined interval a predetermined time after generating the first main pulse signal, and a second generating process of generating a second sub-pulse signal corresponding to the second main pulse signal at a predetermined interval a predetermined time after generating the second main pulse signal; an output circuit that outputs at least one of the first main pulse signal, the second main pulse signal, the first sub-pulse signal, and the second sub-pulse signal, The output circuit stops outputting at least one of the first sub-pulse signal and the second sub-pulse signal.

Images