Ceramic electronic component

The ceramic electronic component design addresses parasitic L component issues by shortening wiring distances through a laminate structure with a GND terminal covering side surfaces and internal conductors, enhancing GND properties and reducing waveform distortion.

WO2026121150A1 Publication Date: 2026-06-11MURATA MFG CO LTD
4 Cites 0 Cited by

Patent Information

Authority / Receiving Office
WO · WO
Patent Type
Applications
Current Assignee / Owner
MURATA MFG CO LTD
Filing Date
2025-11-28
Publication Date
2026-06-11

AI Technical Summary

⚠Technical Problem

Existing ceramic electronic components face issues with increased parasitic L components due to extended wiring distances between external electrodes and shield films, leading to weakened GND properties and waveform distortion in high-frequency regions.

⚗Method used

A ceramic electronic component design featuring a laminate structure with a GND terminal covering over 80% of the side surfaces, a flat bottom surface, and IO terminals positioned away from the periphery, reducing wiring distances and incorporating shield films connected to the GND terminal via internal conductors or ridge lines.

🎯Benefits of technology

This configuration minimizes undesired L components, thereby suppressing waveform distortion and enhancing GND properties in high-frequency operations.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
Patent Text Reader

Abstract

A ceramic electronic component (101) comprises a laminate (1) that is formed by laminating a plurality of ceramic layers and has a bottom surface (3) and a plurality of lateral surfaces. A GND terminal (16) and an IO terminal (17) are disposed on the bottom surface. Eighty percent or more of the total area of the plurality of lateral surfaces is covered by a shield film (8) electrically connected to the GND terminal (16). The bottom surface (3) includes a flat plane. The GND terminal (16) is disposed to reach the outer periphery of the flat plane. The IO terminal (17) is disposed separately from the outer periphery of the flat plane.
Need to check novelty before this filing date? Find Prior Art