Display Devices

By adopting the continuous arrangement of multiple conductors and the separation area design in the fan-out area of ​​the display device, the problem of difficulty in reducing non-emitting areas in the prior art is solved, and better luminescence uniformity and display effect are achieved.

CN111261669BActive Publication Date: 2025-05-09SAMSUNG DISPLAY CO LTD
View PDF 3 Cites 0 Cited by

Patent Information

Application Number
CN201911104513.6
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Priority Date
2018-11-30
Filing Date
2019-11-13
Publication Date
2025-05-09
Estimated Expiration
2039-11-13

AI Technical Summary

Technical Problem

In existing display devices, wiring of fan-out portions makes it difficult to effectively reduce the non-transmitting area (dead zone), affecting the display effect.

Method used

By changing the structure of the fan-out area, a plurality of wires are continuously arranged in the curved area, and a separation area is provided between the first fan-out part and the second fan-out part, the resistance value of the wire gradually decreases from the outer edge to the center.

Benefits of technology

While reducing the non-emission area, the luminous uniformity between adjacent pixels is improved and the performance of the display device is improved.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN111261669B_ABST
    Figure CN111261669B_ABST
Patent Text Reader

Abstract

A display device is provided. The display device includes: a substrate including a display area, a first non-display area, a second non-display area, and a curved area between the first non-display area and the second non-display area; a display unit located in the display area; a driving circuit located in the second non-display area; and a fan-out portion that transmits a data signal applied from the driving circuit to the display unit. The fan-out portion includes: a first fan-out portion including a first conductive line; a second fan-out portion including a second conductive line; and a separation area between the first fan-out portion and the second fan-out portion, the first fan-out portion and the second fan-out portion being separated from each other by a predetermined distance in the curved area. A first width of a first conductive line closest to the separation area and a second width of a second conductive line closest to the separation area are different from each other.
Need to check novelty before this filing date? Find Prior Art

Description

[0001] This application claims the priority benefit of Korean Patent Application No. 10-2018-0153026 filed on November 30, 2018 in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference. Technical Field

[0002] The present invention relates to a display device, and more particularly, to a display device in which a non-emission area is reduced and light emission uniformity between adjacent pixels is increased. Background Art

[0003] Among the display devices, an organic light emitting display device has a wide viewing angle, an excellent contrast ratio, and a fast response speed. Therefore, the organic light emitting display device has become the focus as a next-generation display device.

[0004] Organic light-emitting display devices include thin film transistors (TFTs) and organic light-emitting devices formed on a substrate. The organic light-emitting devices emit light on their own. These organic light-emitting display devices are used for display units of small products such as mobile phones, or for display units of large products such as televisions (TVs).

[0005] Display devices such as these organic light-emitting display devices include a display unit located on a substrate and a fan-out portion having wiring extending toward one side. At least a portion of these display devices is bent so that visibility at various angles is increased or the area of ​​the non-display region is reduced.

[0006] In a display device according to the related art, research on reducing a non-emission area (ie, a dead zone) of a portion where a fan-out portion is located has been continuously conducted. However, according to the related art, there is a limit to reducing the non-emission area due to arranging wiring of the fan-out portion. Summary of the invention

[0007] One or more embodiments include a display device in which the structure of a fan-out region is changed so that a dead zone is minimized and light emission uniformity between adjacent pixels is improved.

[0008] Additional aspects will be set forth in part in the description which follows and, in part, will be apparent from the description, or may be learned by practice of the presented embodiments.

[0009] According to an exemplary embodiment of the present invention, a display device includes: a substrate including a display area, a first non-display area adjacent to the display area, a second non-display area, and a curved area between the first non-display area and the second non-display area; a display unit located in the display area; a driving circuit located in the second non-display area; and a fan-out portion located in the first non-display area, the curved area, and the second non-display area between the display unit and the driving circuit, and configured to transmit a data signal applied from the driving circuit to the display unit. The fan-out portion includes: a first fan-out portion including a plurality of first conductive lines adjacent to each other; a second fan-out portion including a plurality of second conductive lines adjacent to each other; and a separation area between the first fan-out portion and the second fan-out portion. The first fan-out portion and the second fan-out portion are separated from each other by a predetermined distance in the bending area. The first width of a first conductive line among the plurality of first conductive lines that is closest to the separation area among the plurality of first conductive lines and the second width of a second conductive line among the plurality of second conductive lines that is closest to the separation area among the plurality of second conductive lines are different from each other in a portion of at least one of the first non-display area, the curved area, and the second non-display area.

[0010] According to an exemplary embodiment of the present invention, a display device includes: a substrate including a display area, a first non-display area adjacent to the display area, a second non-display area, and a bending area between the first non-display area and the second non-display area; a fan-out portion located in the first non-display area, the bending area, and the second non-display area, and having a plurality of wires continuously arranged in the bending area, the plurality of wires including a plurality of first wires and a plurality of second wires; and a separation area disposed between the plurality of first wires and the plurality of second wires. The resistance values ​​of the plurality of wires gradually decrease from the outer edges of the plurality of wires to the center of the plurality of wires.

[0011] According to an exemplary embodiment of the present invention, a display device includes: a substrate including a bending area; a display unit on the substrate; a driving circuit; and a fan-out portion located between the driving circuit and the display unit. The fan-out portion includes a plurality of wires, each of the plurality of wires extends from the driving circuit through the bending area to the display unit and has at least two turning areas, the extension direction changes in the at least two turning areas, and the plurality of wires include a plurality of first wires, and the plurality of first wires are arranged in the bending area at a first spacing. The plurality of wires also include a plurality of second wires, the plurality of second wires are arranged in the bending area at a second spacing, and a first wire in the plurality of first wires and a second wire in the plurality of second wires are separated from each other at a third spacing greater than each of the first spacing and the second spacing. BRIEF DESCRIPTION OF THE DRAWINGS

[0012] These and / or other aspects will become clear and more easily understood through the following description of the embodiments in conjunction with the accompanying drawings, in which:

[0013] Figure 1 is a perspective view schematically showing a part of a display device according to an embodiment;

[0014] Figure 2 is a plan view schematically showing a part of a display device according to an embodiment;

[0015] Figure 3 is a circuit diagram schematically showing a pixel of a display device according to an embodiment;

[0016] Figure 4 It is schematically shown Figure 2 An enlarged plan view of area A;

[0017] Figure 5 It is schematically shown Figure 4 An enlarged plan view of a portion of a display device;

[0018] Figure 6 is schematically shown along Figure 5 A cross-sectional view of a section taken along line BB';

[0019] Figure 7 is an enlarged plan view schematically showing a portion of a display device according to another embodiment;

[0020] Figure 8 is an enlarged plan view schematically showing a portion of a display device according to another embodiment;

[0021] Fig. 9 is schematically shown along Figure 8 A cross-sectional view of a section taken along the line CC';

[0022] Fig.10 is a cross-sectional view schematically showing a display device according to another embodiment;

[0023] Fig.11 is a plan view schematically showing a display device according to another embodiment;

[0024] Fig.12 It is schematically shown Fig.11 a cross-sectional view of a portion of;

[0025] Fig.13 and Fig.14 is a plan view schematically showing a display device according to other embodiments; and

[0026] Fig.15 and Fig.17is a cross-sectional view schematically showing a display device according to another embodiment, Fig.16 Shown according to Figure 7 A structure of a modified embodiment in which conductive lines are alternately arranged on different layers. DETAILED DESCRIPTION

[0027] Reference will now be made in detail to embodiments, examples of which are shown in the accompanying drawings, wherein the same reference numerals always represent the same elements. In this regard, the present embodiment may have different forms and should not be construed as being limited to the description set forth herein. Therefore, the embodiments are described below only by reference to the accompanying drawings to explain aspects of the present description. As used herein, the term "and / or" includes any and all combinations of one or more of the related listed items.

[0028] Since the present disclosure allows various changes and many embodiments, specific embodiments will be shown in the drawings and described in detail in the written description. The effects and features of the present disclosure and the manner in which they are achieved will become clear by reference to the embodiments that will be described in detail with reference to the drawings later. However, the present disclosure is not limited to the following embodiments, but can be implemented in various forms.

[0029] Hereinafter, embodiments of the present disclosure will be described in more detail below with reference to the accompanying drawings. Regardless of the figure numbers, those components that are the same or corresponding are given the same reference numerals.

[0030] It will be understood that although the terms "first," "second," etc. may be used herein to describe various components, these components should not be limited by these terms. These terms are only used to distinguish one component from another component. As used herein, the singular forms "a," "an," and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise.

[0031] It will also be understood that the terms "comprising" and / or "including" as used herein indicate the presence of the features or components, but do not exclude the presence or addition of one or more other features or components. It will be understood that when a layer, region, or component is referred to as being "formed on" another layer, region, or component, the layer, region, or component may be formed directly or indirectly on the other layer, region, or component. That is, for example, there may be intermediate layers, intermediate regions, or intermediate components.

[0032] For the convenience of explanation, the size of the elements in the drawings may be exaggerated. In other words, since the size and thickness of the components in the drawings are arbitrarily shown for the convenience of explanation, the following embodiments are not limited thereto.

[0033] The x-axis, y-axis, and z-axis are not limited to the three axes of the rectangular coordinate system and can be interpreted in a broader sense. For example, the x-axis, y-axis, and z-axis can be perpendicular to each other, or can represent different directions that are not perpendicular to each other.

[0034] When a certain embodiment can be implemented differently, a specific process order can be performed differently from the described order. For example, two consecutively described processes can be performed substantially simultaneously or in a reverse order from the described order.

[0035] The display device according to the embodiment is a device for displaying an image, and may be a liquid crystal display (LCD) device, an electrophoretic display device, an organic light-emitting display device, an inorganic electroluminescent (EL) display device, a field emission display (FED) device, a surface conduction electron emitter display device, a plasma display device, or a cathode ray display device.

[0036] Hereinafter, the organic light emitting display device will be described as a display device according to an embodiment. However, the display device according to the embodiment is not limited thereto and may be a display device using various methods.

[0037] Figure 1 is a perspective view schematically showing a part of a display device according to an embodiment, Figure 2 is a plan view schematically showing a part of a display device according to an embodiment.

[0038] Reference Figure 1 The substrate 100 of the display device according to the present embodiment may include a display area DA and a non-display area NDA surrounding the display area DA, the non-display area NDA includes a bending area BA, and a portion of the non-display area NDA in the bending area BA is bent. Other areas except the bending area BA may be areas having a substantially flat surface. Figure 1 As shown in , the bending area BA of the substrate 100 may be bent along a bending axis BAX extending in the first direction D1.

[0039] The substrate 100 may include various flexible, bendable or rollable materials. For example, the substrate 100 may include a polymer resin such as polyethersulfone (PES), polyacrylate (PA), polyetherimide (PEI), polyethylene naphthalate (PEN), polyethylene terephthalate (PET), polyphenylene sulfide (PPS), polyarylate (PAR), polyimide (PI), polycarbonate (PC) or cellulose acetate propionate (CAP).

[0040] The substrate 100 may be variously modified, such as having a multilayer structure including two layers including such a polymer resin and a barrier layer including an inorganic material (silicon oxide, silicon nitride, or silicon oxynitride) between the two layers. In another embodiment, the substrate of the display device (wherein the substrate 100 does not need to be bent) may include glass.

[0041] In the substrate 100, the width of the non-display area NDA including the bent area BA in the first direction D1 may be smaller than the width of the portion where the display area DA is located in the first direction D1. The corner 100c of the substrate 100 may be rounded. This shape may be applied to Figure 2 The display area DA shown in .

[0042] Reference Figure 2 ,like Figure 1 As shown in , the display device may include a display area DA in which a plurality of pixels are positioned and a non-display area NDA located outside the display area DA. It is also understood that the substrate 100 has the display area DA and the non-display area NDA. The non-display area NDA may include a pad area PDA in which various types of electronic devices including an integrated circuit (IC) or a printed circuit board (PCB) are electrically attached to one side of the display area DA.

[0043] Figure 2 It can also be understood as showing a plan view of the substrate 100 to be manufactured. In the finally manufactured display device or an electronic device such as a smart phone including the display device, in order to minimize the area of ​​the non-display area NDA recognized by the user, as shown in FIG. Figure 1 As shown in , a portion of the substrate 100 may be bent. Figure 1 and Figure 2 As shown in , the substrate 100 may include a first portion having a first width and a second portion having a second width. The first portion of the substrate 100 may correspond to the display area DA, and the second portion of the substrate 100 may correspond to the pad area PDA. The second width of the substrate 100 in the first direction D1 is smaller than the first width of the substrate 100 in the first direction D1. In the second portion of the substrate 100 having a smaller width, the substrate 100 may be bent along a bending axis BAX parallel to the first direction D1.

[0044] In this case, at least a portion of the pad area PDA may be bent to overlap the display area DA. For example, the bending direction of the pad area PDA may be set so that the pad area PDA does not block the display area DA but is located behind the display area DA. Therefore, the user may recognize that the display area DA occupies most of the display device.

[0045] In general, the edge of the display area DA may have a shape similar to a rectangular or square shape. In detail, the display area DA may include a first edge E1 and a second edge E2 facing each other, and a third edge E3 and a fourth edge E4 facing each other between the first edge E1 and the second edge E2. The pad area PDA is adjacent to the fourth edge E4 among the first edge E1, the second edge E2, the third edge E3, and the fourth edge E4. In this case, the display area DA may have rounded corners. For example, a first corner P1 of the display area DA connecting the first edge E1 to the fourth edge E4 may be rounded, and a second corner P2 of the display area DA connecting the second edge E2 to the fourth edge E4 may be rounded. Other corners of the display area DA may also be rounded.

[0046] The display unit 10 including a plurality of pixels may be located in the display area DA. The fan-out portion 20 in which the wires extend may be located in the pad area PDA. One side of the fan-out portion 20 may be connected to the display unit 10, and the other side of the fan-out portion 20 may be connected to the driving circuit portion 30. The driving circuit portion 30 may include various types of electronic devices including an integrated circuit (IC).

[0047] Figure 3 is a circuit diagram schematically showing a pixel of a display device according to an embodiment.

[0048] Reference Figure 3 , the pixel PX may include a pixel circuit PC connected to a scan line SL and a data line DL and an organic light emitting device OLED connected to the pixel circuit PC. The pixel circuit PC may include a driving thin film transistor (TFT) Td, a switching TFT Ts, and a storage capacitor Cst. The switching TFT Ts may be connected to the scan line SL and the data line DL, and may transmit a data signal received through the data line DL according to a scan signal received through the scan line SL.

[0049] The storage capacitor Cst may be connected to the switching TFT Ts and the driving voltage line PL, and may store a voltage corresponding to a difference between a voltage transmitted from the switching TFT Ts and a driving voltage ELVDD supplied to the driving voltage line PL.

[0050] The driving TFT Td may be connected to the driving voltage line PL and the storage capacitor Cst, and may control the driving current flowing from the driving voltage line PL through the organic light emitting device OLED in response to the value of the voltage stored in the storage capacitor Cst. The organic light emitting device OLED may be connected between the driving TFT Td and the voltage ELVSS. The organic light emitting device OLED may emit light having brightness according to the driving current. For example, the organic light emitting device OLED may emit red, green, blue, or white light.

[0051] exist Figure 3 In the embodiment, the pixel PX includes two TFTs and one storage capacitor. However, the embodiment is not limited thereto. In another embodiment, the pixel circuit PC of the pixel PX may be modified in various ways, such as including three or more TFTs or two or more storage capacitors.

[0052] Figure 4 It is schematically shown Figure 2 An enlarged plan view of area A.

[0053] Reference Figure 4 , the non-display area NDA may include a first non-display area NDA1 , a second non-display area NDA2 , and a bending area BA, in addition to the non-display area NDA surrounding the display area DA.

[0054] The first non-display area NDA1 and the second non-display area NDA2 may be defined based on the bending area BA. The first non-display area NDA1 adjacent to the fourth edge E4 of the display area DA is an area between the display area DA and the bending area BA. The second non-display area NDA2, which cannot be recognized from the front when the bending area BA is bent, is an area between the bending area BA and the driving circuit part 30. The bending area BA may be located between the first non-display area NDA1 and the second non-display area NDA2.

[0055] As described above, the first non-display area NDA1 may be a non-display area NDA recognized by a user of an electronic device such as a finally manufactured display device or a smart phone including the display device, as the non-display area NDA contacting the first edge E1, the second edge E2, and the third edge E3 of the display area DA. Figure 2 As shown in FIG. 1 , the fan-out portion 20 is located in the first non-display area NDA1. Therefore, it is not easy to reduce the width of the area where the fan-out portion 20 is located compared to another non-display area (i.e., the non-display area contacting the first edge E1, the second edge E2, and the third edge E3 of the display area DA). The area with the fan-out portion 20 can be bent behind the display unit 10, so that the appearance of the display device has a smaller area on the fourth edge E4 of the display area DA.

[0056] In the display device according to the embodiment, the fan-out portion 20 is designed to be divided into "multiple segments" so that the width WA1 of the first non-display area NDA1 can be reduced. The "multiple segments" can be understood to correspond to the first fan-out portion 21 and the second fan-out portion 22 of the fan-out portion 20. Therefore, in the present embodiment, the width WA1 of the first non-display area NDA1 can be smaller than the width WA2 of the second non-display area NDA2.

[0057] like Figure 4As shown in , fan-out portion 20 may include first fan-out portion 21 and second fan-out portion 22, which are located in bending area BA with separation area SA. In example embodiments, first fan-out portion 21 may be separated from second fan-out portion 22 via separation area SA. In example embodiments, first fan-out portion 21 and second fan-out portion 22 may be positioned in a mirror-symmetrical manner with respect to symmetry axis SAX.

[0058] The fan-out part 20 may include a plurality of conductive lines CL. For example, the plurality of conductive lines CL may include data lines DL that transmit a data signal applied from the driving circuit part 30 to the display unit 10.

[0059] The plurality of conductive lines CL may be positioned to sequentially pass through the first non-display area NDA1, the bending area BA, and the second non-display area NDA2. Figure 4 As shown in , the plurality of conductors CL may be bent at least twice or more. For example, each conductor CL may extend in the second non-display area NDA2 along a first oblique direction and then turn in the second direction D2 at a first turning point (or first turning area) TR1. The conductor CL may further extend through the bending area BA and turn in the second oblique direction at a second turning point (or second turning area) TR2 in the first non-display area NDA1. The first turning point TR1 and the second turning point TR2, in which the plurality of conductors CL are bent into different directions, may be located in the first non-display area NDA1 and the second non-display area NDA2. Because stress is concentrated on the bending area BA, the plurality of conductors CL are bent in the first non-display area NDA1 and the second non-display area NDA2 to avoid the risk of short circuit due to stress concentration.

[0060] The plurality of conductive lines CL may extend in an oblique direction intersecting the first direction D1 and the second direction D2 in the first non-display area NDA1 and the second non-display area NDA2, and may extend in a direction substantially parallel to the second direction D2 in the bending area BA. A portion of each of the plurality of conductive lines CL in the bending area BA may be connected to a portion thereof in the first non-display area NDA1 and a portion thereof in the second non-display area NDA2.

[0061] In an embodiment, Figure 4As shown in, the first fan-out portion 21 may be located at both sides of the second fan-out portion 22. The fan-out portion 20 may have a symmetrical shape as a whole relative to the symmetry axis SAX. The first fan-out portion 21 may include two first fan-out portions. One of the two first fan-out portions is located at one side of the second fan-out portion 22, and the other is located at the other side of the second fan-out portion 22. The two first fan-out portions may be positioned symmetrically relative to the symmetry axis SAX. The second fan-out portion 22 may be located between the two first fan-out portions of the first fan-out portion 21. The second fan-out portion 22 may have a symmetrical shape relative to the symmetry axis SAX. The first fan-out portion 21 may be located at one side and the other side of the second fan-out portion 22. In an embodiment, the first fan-out portion 21 and the second fan-out portion 22 may be separated from each other by a separation area SA.

[0062] In another embodiment, if Fig.13 and Fig.14 As shown in FIG. 1 , the fan-out portion 20 may include a fan-out portion divided into three or more sections.

[0063] The first fan-out portion 21 may include a plurality of first wires CL1. The plurality of first wires CL1 may include n first wires including a first first wire CL1-1 to an nth first wire CL1-n. The second fan-out portion 22 may include a plurality of second wires CL2. The plurality of second wires CL2 may include m second wires including a first second wire CL2-1 to an mth second wire CL2-m. In this case, the number of the first wires CL1 and the number of the second wires CL2 may be the same as or different from each other.

[0064] The plurality of first conductive lines CL1 of the first fan-out portion 21 may have different lengths. For example, the length of each of the plurality of first conductive lines CL1 may gradually decrease in order from the first first conductive line CL1-1 to the nth first conductive line CL1-n. The length of each of the plurality of first conductive lines CL1 may be proportional to the resistance value. Therefore, as the length of each of the plurality of first conductive lines CL1 decreases in order from the first first conductive line CL1-1 to the nth first conductive line CL1-n, the corresponding resistance value decreases in order from the first first conductive line CL1-1 to the nth first conductive line CL1-n.

[0065] In this way, the resistance value of the wire gradually decreases in the order from the first first wire CL1-1 to the nth first wire CL1-n. The difference in the resistance value of the wire may cause an RC delay difference between the pixels connected to the wire CL. However, as described above, because the resistance value of the wire gradually decreases in the order from the first first wire CL1-1 to the nth first wire CL1-n, the user cannot recognize the RC delay difference between the pixels. In other words, two adjacent first wires of the first wire CL1 may have a length difference corresponding to their RC delay difference, which does not cause any visibility problems such as emission difference or color deviation between pixels recognized by the user.

[0066] In order to obtain the above-mentioned effect, the resistance value of the plurality of second conductive lines CL2 of the second fan-out part 22 adjacent to the first fan-out part 21 must also be gradually reduced following the plurality of first conductive lines CL1. Specifically, the resistance value of the first second conductive line CL2-1 of the second fan-out part 22 adjacent to the nth first conductive line CL1-n of the first fan-out part 21 must be gradually reduced, as in the plurality of first conductive lines CL1. The first fan-out part 21 and the second fan-out part 22 are distinguished from each other only in the pad area PDA, and are wirings continuously arranged in the display area DA.

[0067] Thus, in order to make the plurality of second wires CL2 follow the plurality of first wires CL1 to have a tendency in which the resistance values ​​of the first wires CL1 and the second wires CL2 gradually decrease, the length of the first second wire CL2-1 must be smaller than the length of the nth first wire CL1-n. Generally, in a structure of wirings having the same thickness (height) of the cross section of the wirings, the resistance value is proportional to the length and inversely proportional to the width.

[0068] However, in the display device according to the present embodiment, the length of the first second conductive line CL2-1 may be greater than the length of the nth first conductive line CL1-n due to the separation area SA between the first fan-out portion 21 and the second fan-out portion 22. In this case, when the resistance values ​​of the gradually decreasing plurality of first conductive lines CL1 suddenly increase in the first second conductive line CL2-1, a visibility problem such as an emission difference or color deviation between a pixel (not shown) connected to the nth first conductive line CL1-n and a pixel (not shown) connected to the first second conductive line CL2-1 may occur.

[0069] In order to solve these problems, the display device according to the embodiment has been designed in such a way that the width of the first second wire CL2-1 is changed so that the resistance value of the first second wire CL2-1 is smaller than the resistance value of the nth first wire CL1-n, and the resistance value of the first second wire CL2-1 gradually changes from the resistance value of the nth first wire CL1-n. Figure 5 and Figure 6 This is described in detail.

[0070] Figure 5 It is schematically shown Figure 4 An enlarged plan view of a portion of the display device, Figure 6 is schematically shown along Figure 5 A cross-sectional view of a section taken along line BB'.

[0071] exist Figure 5 and Figure 6 , an nth first wire CL1-n and a first second wire CL2-1 adjacent to each other are shown. The nth first wire CL1-n is located at the left side of the plurality of second wires CL2. Symmetrical corresponding wires of the nth first wire CL1-n and the first second wire CL2-1 exist on the right side of the plurality of second wires CL2. For ease of explanation, the remaining wires arranged next to the nth first wire CL1-n and the first second wire CL2-1 are omitted.

[0072] The separation area SA may be formed between the nth first conductive line CL1-n and the first second conductive line CL2-1 adjacent to each other. The first conductive lines CL1 are separated from each other by a first spacing, the second conductive lines CL2 are separated from each other by a second spacing, and the nth first conductive line CL1-n and the first second conductive line CL2-1 are separated from each other by a third spacing greater than the first spacing and / or the second spacing through the separation area SA. The first spacing and the second spacing may be the same, and the third spacing may be at least twice the first spacing. However, the embodiment is not limited thereto. The separation area SA may mainly overlap the bending area BA, and a portion of the separation area SA may extend into the first non-display area NDA1 and the second non-display area NDA2.

[0073] Reference Figure 5 and Figure 6 , at least a portion of the area of ​​the first second conductive line CL2-1 may have a width W2 greater than the width W1 of the nth first conductive line CL1-n. In an embodiment, in the second non-display area NDA2, the width W2 of the first second conductive line CL2-1 may be greater than the width W1 of the nth first conductive line CL1-n.

[0074] Of course, the width of the conductive line in the first non-display area NDA1 and / or the bending area BA can be adjusted. For example, in the first non-display area NDA1, the width of the first second conductive line CL2-1 can be different from (e.g., greater than or less than) the width of the nth first conductive line CL1-n. However, as described above, because the width WA1 of the first non-display area NDA1 is less than the width WA2 of the second non-display area NDA2 to reduce the dead zone, it is not easy to widen the width of the conductive line in the first non-display area NDA1 in terms of design. In addition, because the bending area BA is susceptible to stress, it is not easy to widen the width of the conductive line in the bending area BA in terms of design.

[0075] As above Figure 4 As described in the above, the plurality of first conductive lines CL1 and the plurality of second conductive lines CL2 may be bent in the first non-display area NDA1 and the second non-display area NDA2. Figure 5 The nth first conductive line CL1-n and the first second conductive line CL2-1 may also be bent in the first non-display area NDA1 and the second non-display area NDA2. Figure 5 In the embodiment, the width of the first second conductive line CL2 - 1 increases in the bent portion B1 . However, the embodiment is not limited thereto.

[0076] Reference Figure 6 , the nth first conductive line CL1-n and the first second conductive line CL2-1 may be disposed on the substrate 100. The nth first conductive line CL1-n may be disposed in the first fan-out area FOA1, and the first second conductive line CL2-1 may be disposed in the second fan-out area FOA2.

[0077] The first insulating layer 111 may be between the substrate 100 and the nth first conductive line CL1-n and the first second conductive line CL2-1, and the second insulating layer 112 may be located on the nth first conductive line CL1-n and the first second conductive line CL2-1. Fig.12 The buffer layer 110 and / or the gate insulating layer 120, the second insulating layer 112 may be Fig.12 The first interlayer insulating layer 130 is formed. As described above, the separation area SA may be between the nth first conductive line CL1-n and the first second conductive line CL2-1.

[0078] The width W2 of the first second conductive line CL2-1 in the second non-display area NDA2 may be greater than the width W1 of the nth first conductive line CL1-n. In this case, the thickness (height) h1 of the nth first conductive line CL1-n may be the same as the thickness (height) h2 of the first second conductive line CL2-1.

[0079] In an embodiment, Figure 7As shown in , the nth first conductive line CL1-n may include a first upper conductive layer 1-na located in the first non-display area NDA1, a first lower conductive layer 1-nc located in the second non-display area NDA2, and a first connecting conductive layer 1-nb located in the bending area BA. The first upper conductive layer 1-na, the first lower conductive layer 1-nc, and the first connecting conductive layer 1-nb may be referred to as an upper nth first conductive layer, a lower nth first conductive layer, and a connecting nth first conductive layer, respectively. The first upper conductive layer 1-na and the first lower conductive layer 1-nc may be located on the same layer, and the first connecting conductive layer 1-nb may be located on a layer different from the first upper conductive layer 1-na and the first lower conductive layer 1-nc. For example, an insulating layer (not shown) may be between the first upper conductive layer 1-na, the first lower conductive layer 1-nc, and the first connecting conductive layer 1-nb. The first upper conductive layer 1-na and the first connecting conductive layer 1-nb, and the first lower conductive layer 1-nc and the first connecting conductive layer 1-nb may be electrically connected to each other via a contact hole CT defined in the insulating layer (not shown).

[0080] Similarly, the first second conductive line CL2-1 may include a second upper conductive layer 2-1a disposed in the first non-display area NDA1, a second lower conductive layer 2-1c disposed in the second non-display area NDA2, and a second connecting conductive layer 2-1b disposed in the bending area BA. The second upper conductive layer 2-1a, the second lower conductive layer 2-1c, and the second connecting conductive layer 2-1b may be referred to as an upper first second conductive layer, a lower first second conductive layer, and a connecting first second conductive layer, respectively. The second upper conductive layer 2-1a and the second lower conductive layer 2-1c may be disposed on the same layer, and the second connecting conductive layer 2-1b may be disposed on a layer different from the second upper conductive layer 2-1a and the second lower conductive layer 2-1c. For example, an insulating layer (not shown) may be between the second upper conductive layer 2-1a, the second lower conductive layer 2-1c, and the second connecting conductive layer 2-1b. The second upper conductive layer 2-1a and the second connection conductive layer 2-1b and the second lower conductive layer 2-1c and the second connection conductive layer 2-1b may be electrically connected to each other via a contact hole CT defined in an insulating layer (not shown).

[0081] exist Figure 7 In the embodiment, the width W2 of the second lower conductive layer 2-1c may be greater than the width W1 of the first lower conductive layer 1-nc. In this case, the widths of the other conductive layers except the second lower conductive layer 2-1c may be the same.

[0082] exist Figure 7 In the embodiment, the nth first conductive line CL1-n and the first second conductive line CL2-1 are shown as representatives. However, the structure can be applied to Figure 4 The plurality of first conductive lines CL1 and the plurality of second conductive lines CL2 are shown in FIG.

[0083] Therefore, in the display device according to this embodiment, in the second non-display area NDA2, the width W2 of the first second conductive line CL2-1 may be greater than the width W1 of the nth first conductive line CL1-n, so that the resistance value of the first second conductive line CL2-1 may be lower than the resistance value of the nth first conductive line CL1-n.

[0084] Figure 8 is an enlarged plan view schematically showing a portion of a display device according to another embodiment, Fig. 9 is schematically shown along Figure 8 A cross-sectional view of a section taken along line CC'. Figure 8 Corresponds to Figure 5 A modified embodiment of .

[0085] exist Figure 8 and Fig. 9 In the embodiment, the nth first conductive line CL1-n and the first second conductive line CL2-1 are adjacent to each other, and the second second conductive line CL2-2 and the third second conductive line CL2-3 are adjacent to the first second conductive line CL2-1. The remaining conductive lines of the first conductive line CL1 adjacent to the nth first conductive line CL1-n may include Figure 4 The n-2 th first conductive line CL1-(n-2) and the n-1 th first conductive line CL1-(n-1) are arranged in the listed order. Figure 8 and Fig. 9 , a portion of wiring arranged next to the nth first conductive line CL1 - n and the first second conductive line CL2 - 1 is shown.

[0086] The separation area SA may be formed between the nth first conductive line CL1-n and the first second conductive line CL2-1 adjacent to each other. The separation area SA may mainly overlap the bending area BA, and a portion of the separation area SA may extend into the first and second non-display areas NDA1 and NDA2.

[0087] Reference Figure 8 and Fig. 9 , the width W2 of the first second conductive line CL2-1 in the second non-display area NDA2 may be greater than the width W1 of the nth first conductive line CL1-n. The reason why the width W2 of the first second conductive line CL2-1 in the second non-display area NDA2 is greater is the same as described above with reference to Figure 5 Same reasons as described.

[0088] As described above, the conductive line disposed in the pad area PDA may have a resistance value according to the following inequality.

[0089] [Resistance value]

[0090] first first wire CL1 - 1 > second first wire CL1 - 2 > . . . > nth first wire CL1 - n

[0091] nth first conductive line CL1-n> first second conductive line CL2-1

[0092] first second wire CL2-1>second second wire CL2-2>...>mth second wire CL2-m

[0093] For this reason, Figure 5 and Figure 6 As shown in , the width W2 of the first second conductive line CL2 - 1 may be greater than the width W1 of the nth first conductive line CL1 - n.

[0094] In addition, the width W2' of the second second conductor CL2-2 adjacent to the first second conductor CL2-1 and the width W2" of the third second conductor CL2-3 may also be increased. For example, when the length of the second second conductor CL2-2 is still greater than the length of the nth first conductor CL1-n, the width W2' of the second second conductor CL2-2 may be increased so that the resistance value of the second second conductor CL2-2 may be adjusted. This may be applied to the third second conductor CL2-3 and the conductor following the third second conductor CL2-3.

[0095] In this embodiment, the width W2 of the first second conductive line CL2-1, the width W2' of the second second conductive line CL2-2, and the width W2" of the third second conductive line CL2-3 may be different from each other. In an embodiment, the width W2 of the first second conductive line CL2-1 may be the largest, and the width W2' of the second second conductive line CL2-2 and the width W2" of the third second conductive line CL2-3 in the order listed may gradually decrease. In an embodiment, on the contrary, the width W2 of the first second conductive line CL2-1 may be the smallest, and the width W2' of the second second conductive line CL2-2 and the width W2" of the third second conductive line CL2-3 in the order listed may gradually increase.

[0096] For example, the resistance values ​​of the plurality of second conductive lines CL2 must be gradually smaller starting from the first second conductive line CL2 - 1 , so that the resistance values ​​of the conductive lines can be adjusted by changing the widths of the conductive lines.

[0097] Fig.16 Shown according to Figure 7 A modified embodiment of the present invention is a structure in which the conductive lines are alternately arranged on different layers. For example, adjacent conductive lines may be arranged on different layers.

[0098] Reference Fig.16, the first first wire CL1-1 and the nth first wire CL1-n may be located on the first insulating layer 111, and the mth first wire CL1-m between the first first wire CL1-1 and the nth first wire CL1-n may be located on the second insulating layer 112. Similarly, the first second wire CL2-1 and the third second wire CL2-3 may be located on the first insulating layer 111, and the second second wire CL2-2 between the first second wire CL2-1 and the third second wire CL2-3 may be located on the second insulating layer 112. The third insulating layer 113 may also be located on the mth first wire CL1-m and the second second wire CL2-2.

[0099] Fig.16 The first insulating layer 111, the second insulating layer 112 and the third insulating layer 113 may be Fig.17 The gate insulating layer 120 , the first interlayer insulating layer 130 and the second interlayer insulating layer 132 correspond to each other.

[0100] Fig.10 is a cross-sectional view schematically showing a display device according to another embodiment. Fig.10 Corresponding to the Figure 7 The cross section is taken along the line D-D' and the line EE'.

[0101] Reference Fig.10 In addition to the light emitting device such as the organic light emitting device (OLED) 300, the TFT 210 to which the OLED 300 as described above is electrically connected may be located in the display area DA. For the OLED 300 electrically connected to the TFT 210, the pixel electrode 310 of the OLED 300 is electrically connected to the TFT 210.

[0102] In example embodiments, a TFT (not shown) may be located in the non-display area NDA outside the display area DA of the substrate 100. For example, the TFT located in the non-display area NDA may be part of a circuit portion for controlling an electrical signal applied to the display area DA.

[0103] The TFT 210 may include a semiconductor layer 211 including amorphous silicon, polycrystalline silicon, or an organic semiconductor material, a gate electrode 213 , a source electrode 215 a , and a drain electrode 215 b .

[0104] In order to insulate the semiconductor layer 211 from the gate electrode 213, a gate insulating layer 120 may be provided between the semiconductor layer 211 and the gate electrode 213. The gate insulating layer 120 may include inorganic materials such as silicon oxide, silicon nitride and / or silicon oxynitride. In addition, a first interlayer insulating layer 130 may be located on the gate electrode 213, the first interlayer insulating layer 130 includes inorganic materials such as silicon oxide, silicon nitride and / or silicon oxynitride, and the source electrode 215a and the drain electrode 215b may be located on the first interlayer insulating layer 130. The layer including the source electrode 215a and the drain electrode 215b may be referred to as an electrode layer. In this way, the insulating layer including the inorganic material may be formed by chemical vapor deposition (CVD) or atomic layer deposition (ALD). This also applies to the embodiments and modified embodiments thereof to be described later.

[0105] The buffer layer 110 may be disposed between the TFT 210 and the substrate 100. The buffer layer 110 may include an inorganic material such as silicon oxide, silicon nitride, and / or silicon oxynitride. The buffer layer 110 may improve the smoothness of the top surface of the substrate 100, prevent impurities from the substrate 100 from penetrating into the semiconductor layer 211 of the TFT 210 or minimize the penetration.

[0106] The planarization layer 140 may be located on the TFT 210. For example, Fig.10 As shown in FIG. 2 , when the OLED 300 is located on the TFT 210 , the planarization layer 140 may planarize an upper portion of the protection layer covering the TFT 210 .

[0107] The planarization layer 140 may be formed of an organic material such as acrylate, benzocyclobutene (BCB), or hexamethyldisiloxane (HMDSO). Fig.10 In the embodiment, the planarization layer 140 is shown as a single layer. However, the present invention is not limited thereto. In example embodiments, the planarization layer 140 may have a multi-layer structure. Fig.10 As shown in FIG. 1 , the planarization layer 140 has an opening outside the display area DA so that a portion of the planarization layer 140 in the display area DA and a portion of the planarization layer 140 in the non-display area NDA can be physically separated from each other. This is to prevent impurities that penetrate from the outside from reaching the inside of the display area DA through the planarization layer 140.

[0108] In the display area DA, the OLED 300 may be located on the planarization layer 140 , the OLED 300 including a pixel electrode 310 , an opposing electrode 330 , and an intermediate layer 320 between the pixel electrode 310 and the opposing electrode 330 and including an emission layer.

[0109] like Fig.10As shown in FIG. 1 , the pixel electrode 310 may contact one of the source electrode 215 a and the drain electrode 215 b through an opening formed in the planarization layer 140 , and may be electrically connected to the TFT 210 .

[0110] The pixel defining layer 150 may be disposed on the planarization layer 140. The pixel defining layer 150 has openings corresponding to sub-pixels, that is, openings through which at least the central portion of the pixel electrode 310 is exposed, thereby defining pixels. Fig.10 As shown in , as the opening of the pixel defining layer 150 increases, the distance between the edge of the pixel electrode 310 and a portion of the counter electrode 330 increases, thereby preventing an arc from occurring between the edge of the pixel electrode 310 and a portion of the counter electrode 330. For example, the pixel defining layer 150 may be formed of an organic material such as polyimide or HMDSO.

[0111] The intermediate layer 320 of the OLED 300 may include a low molecular weight material or a polymer material. When the intermediate layer 320 includes a low molecular weight material, the intermediate layer 320 of the OLED 300 may have a structure in which a hole injection layer (HIL), a hole transport layer (HTL), an emission layer (EML), an electron transport layer (ETL), and an electron injection layer (EIL) are stacked in a single structure or a composite structure. The intermediate layer 320 of the OLED 300 may include various organic materials, and the organic materials include copper phthalocyanine (CuPc), N,N'-di(naphthalene-1-yl)-N,N'-diphenyl-benzidine (NPB), and tris(8-hydroxyquinoline)aluminum (Alq 3 ). These layers can be formed by a method such as vacuum deposition.

[0112] When the intermediate layer 320 includes a polymer material, the intermediate layer 320 may have a structure mainly including an HTL and an EML. In this case, the HTL may include poly-3,4-enedioxythiophene (PEDOT), and the EML may include a polymer material of a polyphenylene vinylene (PPV) type and / or a polyfluorene type. The intermediate layer 320 may be formed by screen printing, inkjet printing, or laser induced thermal imaging (LITI).

[0113] The intermediate layer 320 is not limited thereto and may have various structures. The intermediate layer 320 may include a single layer formed in the plurality of pixel electrodes 310 , and may include a layer patterned to correspond to each of the plurality of pixel electrodes 310 .

[0114] The counter electrode 330 may be disposed in an upper portion of the display area DA to cover the display area DA. Fig.10 For example, the counter electrode 330 may be formed as a single body in a plurality of OLEDs 300 , and may correspond to a plurality of pixel electrodes 310 .

[0115] Since the OLED 300 may be easily damaged by moisture or oxygen from the outside, the encapsulation layer 400 may cover and protect the OLED 300. The encapsulation layer 400 may cover the display area DA and may extend to the outside of the display area DA. Fig.10 As shown in , the encapsulation layer 400 may include a first inorganic encapsulation layer 410 , an organic encapsulation layer 420 , and a second inorganic encapsulation layer 430 .

[0116] The first inorganic encapsulation layer 410 may cover the counter electrode 330 and may include silicon oxide, silicon nitride and / or silicon oxynitride. Of course, other layers (including a capping layer) may also be between the first inorganic encapsulation layer 410 and the counter electrode 330 as required by the occasion. Fig.10 As shown in , since the first inorganic encapsulating layer 410 is formed along the structure therebelow, the top surface of the first inorganic encapsulating layer 410 is not flat.

[0117] The organic encapsulation layer 420 covers the first inorganic encapsulation layer 410, and the top surface of the organic encapsulation layer 420 may be substantially flat, unlike in the first inorganic encapsulation layer 410. In detail, the top surface of the organic encapsulation layer 420 in the portion corresponding to the display area DA may be substantially flat. The organic encapsulation layer 420 may include one or more materials selected from the group consisting of polyethylene terephthalate (PET), polyethylene naphthalate (PEN), polycarbonate (PC), polyimide, polyethylene sulfonate, polyoxymethylene, polyarylate, and hexamethyldisiloxane.

[0118] The second inorganic encapsulating layer 430 may cover the organic encapsulating layer 420 and may include silicon oxide, silicon nitride and / or silicon oxynitride. The second inorganic encapsulating layer 430 may contact the first inorganic encapsulating layer 410 at an edge outside the display area DA so that the organic encapsulating layer 420 may not be exposed to the outside.

[0119] The encapsulation layer 400 includes a first inorganic encapsulation layer 410, an organic encapsulation layer 420, and a second inorganic encapsulation layer 430. Therefore, even when cracks occur in the encapsulation layer 400 through such a multi-layer structure, cracks may not occur between the first inorganic encapsulation layer 410 and the organic encapsulation layer 420 or between the organic encapsulation layer 420 and the second inorganic encapsulation layer 430. Therefore, formation of a path along which moisture or oxygen from the outside penetrates into the display area DA may be prevented, or formation of the path may be minimized.

[0120] In example embodiments, a process of forming a touch electrode having various patterns for a touch screen function or a touch protection layer for protecting the touch electrode may be performed on the encapsulation layer 400 .

[0121] The display panel includes a protective film 170 on the bottom surface, which is a surface in a direction (direction -D3) opposite to a direction (direction +D3) where the display unit of the substrate 100 is located. The protective film 170 may be attached to the bottom surface of the substrate 100 due to an adhesive layer 180.

[0122] The protective film 170 may include polyethylene terephthalate (PET). As described above, the protective film 170 may be attached to the bottom surface of the substrate 100 due to the adhesive layer 180. For example, the adhesive layer 180 may include a pressure sensitive adhesive (PSA). The time for attaching the protective film 170 to the bottom surface of the substrate 100 may vary depending on the situation.

[0123] The polarizing plate 520 may be attached to the encapsulation layer 400 due to an optically clear adhesive (OCA) 510, and a printed circuit board (PCB) (not shown) or an electronic chip (not shown) may be attached in the second non-display area NDA2 as occasion demands. Of course, when the touch electrode or the touch protection layer is located on the encapsulation layer 400, the OCA 510 and the polarizing plate 520 are located on these components.

[0124] In addition, a stress neutralization layer (SNL) 600 may be formed outside the display area DA as occasion demands. For example, the SNL 600 may be formed of an organic material.

[0125] The polarizing plate 520 can reduce external light reflection. For example, when external light passes through the polarizing plate 520, is reflected on the top surface of the counter electrode 330, and passes through the polarizing plate 520 again, because the external light passes through the polarizing plate 520 twice, the polarizing plate 520 can change the phase of the external light. Therefore, the phase of the reflected light can be different from the phase of the external light entering the polarizing plate 520, so that destructive interference can occur. Therefore, external light reflection can be reduced, so that visibility can be increased. For example, as Fig.10 As shown in , the OCA 510 and the polarizing plate 520 may be positioned to cover the opening of the planarization layer 140 .

[0126] Meanwhile, the opening OP may be located in the bending area BA of the non-display area NDA. The opening OP may be formed by removing a portion of the inorganic insulating portion IL so that at least a portion of the substrate 100 may be exposed. Fig.10 As shown in FIG. 1 , the inorganic insulating part IL may include a buffer layer 110 , a gate insulating layer 120 , and a first interlayer insulating layer 130 . In another embodiment, when the first interlayer insulating layer 130 includes an organic material, the inorganic insulating part IL may include a buffer layer 110 and a gate insulating layer 120 .

[0127] Since the inorganic layer is weak to stress compared with the organic layer, a portion of the inorganic layer (ie, the inorganic insulating portion IL) disposed in the bending area BA is removed to fill the opening OP with the organic insulating layer 160a so that stress in the bending area BA can be relieved.

[0128] Refer to Figure 7 and Fig.10 The nth first conductive line CL1-n may include a first upper conductive layer 1-na located in the first non-display area NDA1, a first lower conductive layer 1-nc located in the second non-display area NDA2, and a first connection conductive layer 1-nb located in the bending area BA.

[0129] The first upper conductive layer 1-na and the first lower conductive layer 1-nc may be located on the same layer, and the first connecting conductive layer 1-nb may be located on a layer different from the first upper conductive layer 1-na and the first lower conductive layer 1-nc. Fig.10 In the embodiment, the first upper conductive layer 1 - na and the first lower conductive layer 1 - nc may be located on the gate insulating layer 120 , and the first connecting conductive layer 1 - nb may be located on the organic insulating layer 160 a and the first interlayer insulating layer 130 .

[0130] The first upper conductive layer 1-na and the first lower conductive layer 1-nc may include the same material as that used to form the gate electrode 213 of the TFT 210, and the first connection conductive layer 1-nb may include the same material as that used to form the source electrode 215a and the drain electrode 215b.

[0131] The first interlayer insulating layer 130 may be disposed between the first upper conductive layer 1-na, the first lower conductive layer 1-nc, and the first connection conductive layer 1-nb. The first upper conductive layer 1-na and the first connection conductive layer 1-nb may be electrically connected to each other via a contact hole CT defined by the first interlayer insulating layer 130. The first lower conductive layer 1-nc and the first connection conductive layer 1-nb may also be electrically connected to each other via another contact hole CT defined by the first interlayer insulating layer 130.

[0132] Fig.11 is a plan view schematically showing a display device according to an embodiment, Fig.12 It is schematically shown Fig.11 A cross-sectional view of a portion of. Fig.12 The non-display area NDA is along Fig.11 Corresponding to the cross section taken by line F-F'.

[0133] Reference Fig.11 , the driving power line 40 may be located in the pad area PDA. At least a portion of the driving power line 40 may overlap with the fan-out part 20.

[0134] The driving power line 40 may include a first conductive portion 41 and a second conductive portion 42 extending in the first direction D1. The first conductive portion 41 may be located in the first non-display area NDA1, and the second conductive portion 42 may be located in the second non-display area NDA2.

[0135] The first conductive portion 41 and the second conductive portion 42 may be connected to each other by the first and second connecting conductive portions 43 and 44 extending in the second direction D2. The first connecting conductive portion 43 may extend to an outer edge of the fan-out portion 20.

[0136] For convenience of explanation, the driving power line 40 includes a first conductive portion 41, a second conductive portion 42, a first connection conductive portion 43, and a second connection conductive portion 44. However, the driving power line 40 may be a conductive layer formed as a single body through the same mask.

[0137] At least a portion of the driving power line 40 may be located in the separation area SA. For example, the second connection conductive portion 44 is located in the separation area SA between the first fan-out portion 21 and the second fan-out portion 22.

[0138] For example, the driving power line 40 may include the same material as that used to form the source electrode 215 a and the drain electrode 215 b of the TFT 210 . Fig.11 The driving power supply line 40 may overlap the fan-out portion 20 in the first non-display area NDA1 and the second non-display area NDA2, but not overlap the fan-out portion 20 in the bending area BA. This is because Fig.10 As shown in FIG. 1 , a portion of the fan-out portion 20 located in the first and second non-display areas NDA1 and NDA2 and a portion of the fan-out portion 20 located in the bending area BA are located in different layers.

[0139] Fig.13 and Fig.14 is a plan view schematically showing a display device according to other embodiments.

[0140] Fig.13 and Fig.14 An example is Figure 4 A modified embodiment according to Fig.13 and Fig.14 The fan-out portion 20' and the fan-out portion 20" of the embodiment are structured in accordance with Figure 4 The structure of the fan-out portion 20 of the embodiment is different. The remaining components are the same as those according to Figure 4 The components of the embodiment are the same. Hereinafter, the fan-out part 20' and the fan-out part 20" will be described.

[0141] Reference Fig.13The display device according to the present embodiment includes a fan-out portion 20' located above the first non-display area NDA1, the bending area BA, and the second non-display area NDA2. The fan-out portion 20' may include a first fan-out portion 21, a second fan-out portion 22, and a third fan-out portion 23 sequentially positioned from the outer edge of the fan-out portion 20'.

[0142] The third fan-out portion 23 may be located at the center, and the second fan-out portion 22 may be located between the third fan-out portion 23 and the first fan-out portion 21. The first fan-out portion 21 to the third fan-out portion 23 may be symmetrically arranged. The third fan-out portion 23 may be symmetrically arranged with respect to the symmetry axis SAX located in the third fan-out portion 23. The second fan-out portion 22 may be located on both sides of the third fan-out portion 23. The second separation area SA2 is arranged between the second fan-out portion 22 and the third fan-out portion 23. The first fan-out portion 21 may be located outside the second fan-out portion 22. The first separation area SA1 is arranged between the first fan-out portion 21 and the second fan-out portion 22. In an embodiment, due to the first separation area SA1 and the second separation area SA2, the first fan-out portion 21 to the third fan-out portion 23 are distinguished from each other.

[0143] The first to third fan-out parts 21 to 23 may transmit a data signal applied from the driving circuit part 30 located in the second non-display area NDA2 to the display unit 10 .

[0144] Reference Fig.14 The display device according to the present embodiment includes a fan-out portion 20" located above the first non-display area NDA1, the bending area BA, and the second non-display area NDA2. The fan-out portion 20" may include a first fan-out portion 20A and a second fan-out portion 20B. The first fan-out portion 20A and the second fan-out portion 20B may be connected to a first driving circuit portion 30A and a second driving circuit portion 30B, respectively.

[0145] Each of the first fan-out portion 20A and the second fan-out portion 20B may include first to third fan-out portions 21 to 23 in a mirror-symmetrical manner. Fig.13 and Fig.14 , the display device includes first to third fan-out parts 21 to 23. However, the fan-out part may be divided into four or more fan-out parts according to the size of the display device and the area of ​​the non-display region.

[0146] exist Fig.13 and Fig.14In the display device, the separation area SA including the first separation area SA1 and the second separation area SA2 is between the fan-out parts, and the wire widths of the first fan-out part 21 to the third fan-out part 23 placed in the second non-display area NDA are increased or decreased, so that the resistance value of the fan-out part (20' or 20A and 20B) can be gradually reduced or increased.

[0147] Fig.15 and Fig.17 is a cross-sectional view schematically showing a display device according to another embodiment.

[0148] Fig.15 The non-display area NDA is along Fig.11 The cross section of the line G-G' corresponds to the cross section of the line G-G'. Fig.15 , a cross section of the first non-display area NDA1 of the non-display area NDA is shown. However, a cross section of the second non-display area NDA2 is also similar to the first non-display area NDA1. Fig.15 , the first conductive line CL1 and the second conductive line CL2 located in the first non-display area NDA1 may be arranged on a layer different from a layer on which the driving power line 40 is located. In the first non-display area NDA1, the first conductive line CL1 and the second conductive line CL2 may be arranged on the same layer on which the gate electrode 213 of the TFT 210 is located, and the driving power line 40 may be provided on the same layer on which the source electrode 215a and the drain electrode 215b of the TFT 210 are located.

[0149] exist Fig.15 In the embodiment, the driving power line 40 and the first conductive line CL1 (or the second conductive line CL2) may not overlap each other. However, the driving power line 40 and the first conductive line CL1 (or the second conductive line CL2) may be located on different layers and thus may overlap each other.

[0150] In being Fig.15 Modification of the embodiment Fig.17 In the embodiment, the TFT 210 may have a different structure compared to the above-described embodiment.

[0151] Reference Fig.17 In the display area DA, the TFT 210 may include a first gate electrode 213a and a second gate electrode 213b. The first gate electrode 213a and the second gate electrode 213b may be stacked so that at least a portion of the first gate electrode 213a and the second gate electrode 213b overlap each other, so that the first gate electrode 213a and the second gate electrode 213b may serve as a lower electrode and an upper electrode of a storage capacitor.

[0152] Reference Fig.17 The non-display area NDA is similar to the above Fig.16, adjacent conductive lines may be alternately arranged on different layers. First conductive lines CL1 adjacent to each other and / or second conductive lines CL2 adjacent to each other are arranged on the gate insulating layer 120 and the first interlayer insulating layer 130. The first conductive lines CL1 and / or the second conductive lines CL2 arranged on the gate insulating layer 120 may include the same material as the material used to form the first gate electrode 213a of the TFT 210, and the first conductive lines CL1 and / or the second conductive lines CL2 arranged on the first interlayer insulating layer 130 may include the same material as the material used to form the second gate electrode 213b of the TFT 210. The driving power line 40 may include the same material as the material used to form the source electrode 215a and the drain electrode 215b of the TFT 210.

[0153] So far, the display device has been described. However, the embodiments are not limited thereto. For example, a method of manufacturing a display device will also fall within the scope of the present disclosure.

[0154] As described above, according to the embodiment, a display device in which a non-emission area is reduced and light emission uniformity between adjacent pixels is improved can be realized. Of course, the scope of the present disclosure is not limited by these effects.

[0155] It should be understood that the embodiments described herein should be considered only as descriptive and not for purposes of limitation. It should generally be considered that the description of features or aspects within each embodiment can be used for other similar features or aspects in other embodiments.

[0156] Although one or more embodiments have been described with reference to the drawings, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope as defined by the claims.

Claims

1. A display device, comprising: A substrate comprising a display area, a first non-display area adjacent to the display area, a second non-display area, and a curved area between the first non-display area and the second non-display area; A display unit, located in the display area; A driving circuit, located in the second non-display area; as well as a fan-out portion located in the first non-display area, the bending area, and the second non-display area between the display unit and the driving circuit, and configured to transmit a data signal applied from the driving circuit to the display unit, The fan-out portion includes: a first fan-out portion including a plurality of first conductive lines adjacent to each other; a second fan-out portion including a plurality of second conductive lines adjacent to each other; and a separation region between the first fan-out portion and the second fan-out portion. wherein the plurality of first conductive lines are arranged in the bending region at a first spacing and spaced apart from each other, the plurality of second conductive lines are arranged in the bending region at a second spacing and spaced apart from each other, the first fan-out portion and the second fan-out portion are separated from each other by a predetermined distance in the bending region as a width of the separation region in the bending region, the predetermined distance being greater than the first spacing and the second spacing, and wherein a first width of a first conductive line among the plurality of first conductive lines that is closest to the separation area and a second width of a second conductive line among the plurality of second conductive lines that is closest to the separation area are different from each other in a portion of at least one of the first non-display area, the bending area, and the second non-display area, The first width and the second width are different from each other in the second non-display area.

2. The display device according to claim 1, in, The first width and the second width are different from each other in the first non-display area.

3. The display device according to claim 1, in, The driving power supply line is located in the separation area.

4. The display device according to claim 1, in, Each of the plurality of first conductive lines extends from the driving circuit toward the display unit and has at least two or more turning regions.

5. The display device according to claim 4, in, The plurality of first conductive lines and the plurality of second conductive lines extend in parallel through the bending region without a turning region in the bending region.

6. The display device according to claim 1, in, The bending region is bent based on a bending axis extending along a first direction, and The plurality of first conductive lines and the plurality of second conductive lines in the bending region extend along a second direction perpendicular to the bending axis.

7. The display device according to claim 1, in, The plurality of first conductive lines include n first conductive lines, the n first conductive lines include first to nth first conductive lines arranged in sequence, the plurality of second conductive lines include m second conductive lines, the m second conductive lines include first to mth second conductive lines arranged in sequence, and The length of each of the plurality of first conductive lines decreases in order from the first first conductive line to the nth first conductive line, and A length of each of the plurality of second conductive lines decreases in order from the first second conductive line to the mth second conductive line.

8. The display device according to claim 7, in, The nth first conductive line and the first second conductive line are adjacent to each other, wherein the separation region is arranged between the nth first conductive line and the first second conductive line, and The length of the first second conductive wire is greater than the length of the nth first conductive wire.

9. The display device according to claim 7, in, Resistance values ​​of the plurality of first conductive lines and the plurality of second conductive lines gradually decrease in order from the first first conductive line to the first second conductive line.

10. The display device according to claim 7, in, The nth first conductive line and the first second conductive line are adjacent to each other, wherein the separation region is arranged between the nth first conductive line and the first second conductive line, and The resistance value of the first second conductive line is smaller than the resistance value of the nth first conductive line.

11. The display device according to claim 1, in, The plurality of first conductive lines in the bending region are located on at least two different insulating layers, and The plurality of first conductive lines and the plurality of second conductive lines in the first non-display area and the second non-display area are located on at least two different insulating layers.

12. The display device according to claim 1, in, The display unit includes a thin film transistor and a light emitting device electrically connected to the thin film transistor, and The thin film transistor includes a semiconductor layer, a gate electrode, and an electrode layer connected to the semiconductor layer, and A portion of the fan-out portion in the bending region includes the same material as that used for the electrode layer, and portions of the fan-out portion in the first non-display region and the second non-display region include the same material as that used for the gate electrode.

13. The display device according to claim 12, in, At least one first conductive line among the plurality of first conductive lines includes a first upper conductive layer located in the first non-display area, a first lower conductive layer located in the second non-display area, and a first connecting conductive layer located in the bending area, and At least one second conductive line among the plurality of second conductive lines includes a second upper conductive layer located in the first non-display area, a second lower conductive layer located in the second non-display area, and a second connecting conductive layer located in the bending area, and The width of the second lower conductive layer is greater than the width of the first lower conductive layer.

14. The display device according to claim 1, further comprising: An inorganic insulating portion is located on the substrate, wherein the inorganic insulating portion includes an opening in the bending region.

15. The display device according to claim 14, further comprising: The organic insulating layer is located in the opening of the inorganic insulating portion.

16. The display device according to claim 15, in, A portion of the fan-out portion is located on the organic insulating layer in the bending region.

17. The display device according to claim 1, in, The plurality of first conductive lines and the plurality of second conductive lines include data lines.

18. The display device according to claim 1, in, The bending region is bent relative to a bending axis extending along a first direction, and A width of the first non-display area in a second direction perpendicular to the first direction is smaller than a width of the second non-display area in the second direction.

19. The display device according to claim 1, in, The display unit includes a thin film transistor and a light emitting device electrically connected to the thin film transistor, and The thin film transistor includes a semiconductor layer, a first gate electrode, a second gate electrode, and an electrode layer connected to the semiconductor layer, and at least a portion of the second gate electrode overlaps the first gate electrode.

20. The display device according to claim 19, in, The plurality of first conductive lines are arranged to be spaced apart from each other and are alternately arranged on two different layers.

21. The display device according to claim 20, in, The plurality of first conductive lines in the first non-display area and the second non-display area include a same material as that of the first gate electrode or a same material as that of the second gate electrode.

22. A display device, comprising: A substrate comprising a display area, a first non-display area adjacent to the display area, a second non-display area, and a curved area between the first non-display area and the second non-display area; a fan-out portion located in the first non-display area, the bending area, and the second non-display area, and comprising a plurality of conductive lines continuously arranged in the bending area, wherein the plurality of conductive lines include a plurality of first conductive lines and a plurality of second conductive lines; and a separation region, disposed between the plurality of first conductive lines and the plurality of second conductive lines, The resistance values ​​of the plurality of wires gradually decrease from the outer edges of the plurality of wires to the center of the plurality of wires. wherein the plurality of first conductive lines are arranged in the bending region at a first spacing and are spaced apart from each other, the plurality of second conductive lines are arranged in the bending region at a second spacing and are spaced apart from each other, the width of the separation region in the bending region is greater than the first spacing and the second spacing, and At least one first conductive line among the plurality of first conductive lines and at least one second conductive line among the plurality of second conductive lines have different widths in the second non-display area.

23. A display device, comprising: A substrate comprising a display area, a first non-display area adjacent to the display area, a second non-display area, and a curved area between the first non-display area and the second non-display area; a display unit, on the substrate; Driving circuit; as well as A fan-out portion is located between the driving circuit and the display unit, The fan-out portion includes a plurality of conductive lines, each of which extends from the drive circuit through the bending area to the display unit and has at least two turning areas, and the extension direction changes in the at least two turning areas, and The plurality of conductive lines include a plurality of first conductive lines, and the plurality of first conductive lines are arranged in the bending region and spaced apart from each other at a first interval. The plurality of conductive lines further include a plurality of second conductive lines, and the plurality of second conductive lines are arranged in the bending region at a second interval and spaced apart from each other. wherein a first conductive line of the plurality of first conductive lines and a second conductive line of the plurality of second conductive lines are separated from each other in the bending region by a third spacing greater than each of the first spacing and the second spacing, Wherein, a first width of the one of the plurality of first conductive lines and a second width of the one of the plurality of second conductive lines are different from each other in the second non-display area.

24. The display device according to claim 23, in, The plurality of second conductive lines are located closer to the center of the bending region than the plurality of first conductive lines, and Each of the plurality of second conductive lines has an enlarged portion in the bending region.

25. The display device according to claim 24, in, The first interval and the second interval are the same.

26. The display device according to claim 24, in, The third pitch is at least twice the first pitch.

Citation Information

Patent Citations

  • Display apparatus

    CN107665059A

  • Display aparatus

    CN108695367A

  • Display device

    US20170287936A1