Display device and method of operating the same

By dynamically adjusting the voltage levels of the analog power supply voltage and pre-emphasized voltage, the problem of image quality reduction and power consumption caused by RC delay is solved according to the distance and panel load changes, and more efficient display device operation is achieved.

CN112102764BActive Publication Date: 2025-08-08SAMSUNG DISPLAY CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202010452629.5
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Priority Date
2019-06-17
Filing Date
2020-05-26
Publication Date
2025-08-08
Estimated Expiration
2040-05-26

AI Technical Summary

Technical Problem

As the resolution of the display device increases, RC delay causes the data voltage to fail to reach the desired voltage level in time in the pixel, affecting image quality, and the existing pre-emphasis driving methods increase power consumption.

Method used

By adjusting the voltage levels of the analog supply voltage and pre-emphasis voltage, the voltage levels of the pre-emphasis voltage and the analog supply voltage are dynamically adjusted according to the distance from the data driver to the pixel and the panel load change to maintain a predetermined margin voltage difference and reduce the impact of RC delay.

Benefits of technology

The power consumption of the display device is effectively reduced, image quality is improved, and image deterioration caused by RC delay is prevented.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN112102764B_ABST
    Figure CN112102764B_ABST
Patent Text Reader

Abstract

The present application relates to a display device and a method for operating the display device. The display device includes a display panel, a power management circuit, and a data driver, wherein the display panel includes a plurality of pixels, the power management circuit is configured to generate an analog power supply voltage, and the data driver is configured to provide a pre-emphasis voltage and a data voltage to the plurality of pixels based on the analog power supply voltage. The display device is configured to adjust the voltage level of the pre-emphasis voltage according to the distance from the data driver to each of the plurality of pixels to which the pre-emphasis voltage is applied, and the display device is configured to adjust the voltage level of the analog power supply voltage according to the adjusted voltage level of the pre-emphasis voltage.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] Aspects of some exemplary embodiments of the present inventive concepts relate to display devices. Background Art

[0002] The display device provides a data voltage to a pixel to display an image corresponding to the data voltage. However, as the distance from the data driver to the pixel increases, the transition time for the data voltage to reach the desired voltage level may increase due to resistance-capacitance (RC) delay. As a result, the data voltage having the desired voltage level may not be stored in the pixel, and the image quality of the display device may deteriorate. In addition, as the resolution of the display device increases, one horizontal time (1H) decreases, and the degradation of the image quality of the display device may be exacerbated.

[0003] In order to store a data voltage having a desired voltage level in a pixel, a pre-emphasis driving method may be used in which a pre-emphasis voltage higher than the data voltage is applied. However, in the pre-emphasis driving method, since a pre-emphasis voltage higher than the data voltage may be used, power consumption of the display device may increase.

[0004] The above information disclosed in this Background section is only for enhancement of understanding of the background technology and therefore the information discussed in this Background section does not necessarily constitute prior art. Summary of the Invention

[0005] Aspects of some exemplary embodiments of the present inventive concept relate to a display device, and for example, to a display device that adjusts an analog power supply voltage and a method of operating the display device.

[0006] Some example embodiments include a display device that may be capable of reducing power consumption.

[0007] Some example embodiments include a method of operating a display device that may be capable of reducing power consumption.

[0008] According to some exemplary embodiments, a display device is provided, the display device including a display panel, a power management circuit, and a data driver. The display panel includes a plurality of pixels, the power management circuit is configured to generate an analog power supply voltage, and the data driver is configured to provide a pre-emphasis voltage and a data voltage to the plurality of pixels based on the analog power supply voltage. A voltage level of the pre-emphasis voltage is adjusted according to a distance from the data driver to each of the plurality of pixels to which the pre-emphasis voltage is applied. The voltage level of the analog power supply voltage is adjusted according to the adjusted voltage level of the pre-emphasis voltage.

[0009] According to some example embodiments, the voltage level of the analog power supply voltage may be adjusted so that the difference between the analog power supply voltage and the pre-emphasis voltage is maintained at a predetermined margin voltage.

[0010] According to some example embodiments, a voltage level of the pre-emphasis voltage may increase as a distance from the data driver to each of the plurality of pixels to which the pre-emphasis voltage is applied increases, and a voltage level of the analog power supply voltage may increase as the voltage level of the pre-emphasis voltage increases.

[0011] According to some example embodiments, the data driver may provide a pre-emphasis voltage having a first voltage level to a first pixel among a plurality of pixels that is spaced apart from the data driver by a first distance, and may provide a pre-emphasis voltage having a second voltage level higher than the first voltage level to a second pixel among the plurality of pixels that is spaced apart from the data driver by a second distance greater than the first distance. When the data driver provides the pre-emphasis voltage having the first voltage level to the first pixel among the plurality of pixels, the power management circuit may provide an analog power supply voltage having a third voltage level to the data driver, and when the data driver provides the pre-emphasis voltage having the second voltage level to the second pixel among the plurality of pixels, the power management circuit may provide an analog power supply voltage having a fourth voltage level higher than the third voltage level to the data driver.

[0012] According to some example embodiments, the third voltage level of the analog power supply voltage may be higher than the first voltage level of the pre-emphasis voltage by a predetermined margin voltage, and the fourth voltage level of the analog power supply voltage may be higher than the second voltage level of the pre-emphasis voltage by a predetermined margin voltage.

[0013] According to some exemplary embodiments, the display device may further include a controller configured to control the power management circuit and the data driver. The power management circuit may adjust the voltage level of the analog power voltage in response to an analog power voltage control signal received from the controller.

[0014] According to some example embodiments, a power management circuit may include a voltage conversion block and a switch control block, wherein the voltage conversion block is configured to convert an input voltage into an analog power supply voltage, and the switch control block is configured to control the voltage conversion block in response to an analog power supply voltage control signal to adjust a voltage level of the analog power supply voltage.

[0015] According to some example embodiments, the analog supply voltage control signal may be transmitted from the controller to the power management circuit via a single wire.

[0016] According to some example embodiments, a display device includes a display panel, a power management circuit, a pre-emphasis voltage determination block, and a data driver, wherein the display panel includes a plurality of pixels, the power management circuit is configured to generate an analog power supply voltage, the pre-emphasis voltage determination block is configured to determine a voltage level of a pre-emphasis voltage, and the data driver is configured to provide a pre-emphasis voltage having a determined voltage level and a data voltage to the plurality of pixels based on the analog power supply voltage. The voltage level of the analog power supply voltage is adjusted according to the determined voltage level of the pre-emphasis voltage.

[0017] According to some example embodiments, the voltage level of the analog power supply voltage may be adjusted so that the difference between the analog power supply voltage and the pre-emphasis voltage is maintained at a predetermined margin voltage.

[0018] According to some example embodiments, the pre-emphasis voltage determination block may determine a voltage level of the pre-emphasis voltage according to a distance from the data driver to each of the plurality of pixels to which the pre-emphasis voltage is applied.

[0019] According to some example embodiments, the pre-emphasis voltage determination block may determine a voltage level of the pre-emphasis voltage based on a distance from the data driver to each of the plurality of pixels to which the pre-emphasis voltage is applied and a difference between previous pixel data and current pixel data.

[0020] According to some exemplary embodiments, the display device may further include a controller configured to control the power management circuit and the data driver. The power management circuit may adjust the voltage level of the analog power voltage in response to an analog power voltage control signal received from the controller.

[0021] According to some example embodiments, a power management circuit may include a voltage conversion block and a switch control block, wherein the voltage conversion block is configured to convert an input voltage into an analog power supply voltage, and the switch control block is configured to control the voltage conversion block in response to an analog power supply voltage control signal to adjust a voltage level of the analog power supply voltage.

[0022] According to some example embodiments, the pre-emphasis voltage determination block may be included in the controller.

[0023] According to some example embodiments, in a method of operating a display device, a voltage level of a pre-emphasis voltage is determined, a voltage level of an analog power supply voltage is adjusted according to the determined voltage level of the pre-emphasis voltage, and the pre-emphasis voltage having the determined voltage level and a data voltage are provided to a plurality of pixels based on the analog power supply voltage having the adjusted voltage level.

[0024] According to some example embodiments, the voltage level of the analog power supply voltage may be adjusted so that the difference between the analog power supply voltage and the pre-emphasis voltage is maintained at a predetermined margin voltage.

[0025] According to some example embodiments, a panel load may be determined according to a distance from a data driver to each of a plurality of pixels to which a pre-emphasis voltage is applied, and a voltage level of the pre-emphasis voltage may be determined based on the panel load.

[0026] According to some example embodiments, a panel load may be determined based on a distance from a data driver to each of a plurality of pixels to which a pre-emphasis voltage is applied, a difference between previous pixel data and current pixel data may be calculated, and a voltage level of the pre-emphasis voltage may be determined based on the panel load and the calculated difference.

[0027] According to some example embodiments, the voltage level of the analog power supply voltage may be adjusted by the power management circuit in response to an analog power supply voltage control signal received from the controller.

[0028] As described above, the display device and the method of operating the display device according to some exemplary embodiments can adjust the voltage level of the pre-emphasis voltage according to the distance from the data driver to the pixel to which the pre-emphasis voltage is applied, and can adjust the voltage level of the analog power supply voltage according to the adjusted voltage level of the pre-emphasis voltage. Therefore, compared with the related art display device using a fixed analog power supply voltage, the power consumption of the display device according to the exemplary embodiments can be relatively reduced. BRIEF DESCRIPTION OF THE DRAWINGS

[0029] Illustrative, non-limiting exemplary embodiments will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings.

[0030] Figure 1 is a block diagram illustrating a display device according to some exemplary embodiments.

[0031] Figure 2 : is a diagram illustrating an example of a pre-emphasis voltage and a data voltage at a data driver and an example of a pre-emphasis voltage and a data voltage at a pixel according to some example embodiments.

[0032] Figure 3 is a diagram illustrating an example of an equivalent model of one data line and a plurality of pixels coupled to the data line according to some example embodiments.

[0033] Figure 4 is a graph illustrating a pre-emphasis voltage and an analog power supply voltage according to a distance from a data driver to a pixel according to some example embodiments.

[0034] Figure 5 is a diagram showing a method according to some exemplary embodiments Figure 1 FIG. 1 is a diagram of an example of a power management circuit included in a display device.

[0035] Figure 6 is a flowchart illustrating a method of operating a display apparatus according to some exemplary embodiments.

[0036] Figure 7 is a flowchart illustrating a method of operating a display apparatus according to some exemplary embodiments.

[0037] Figure 8 is a block diagram illustrating an electronic device including a display device according to some exemplary embodiments. DETAILED DESCRIPTION

[0038] Hereinafter, exemplary embodiments are described more fully with reference to the accompanying drawings.The same or similar reference numerals refer to the same or similar elements throughout.

[0039] Figure 1 is a block diagram illustrating a display device according to some exemplary embodiments, Figure 2 is a diagram showing an example of a pre-emphasis voltage and a data voltage at a data driver and an example of a pre-emphasis voltage and a data voltage at a pixel, Figure 3 is a diagram showing an example of an equivalent model of one data line and a plurality of pixels coupled to the data line, Figure 4 is a graph showing a pre-emphasis voltage and an analog power supply voltage according to a distance from a data driver to a pixel, and Figure 5 It shows Figure 1 FIG. 1 is a diagram of an example of a power management circuit included in a display device.

[0040] refer to Figure 1 The display device 100 may include a display panel 110, a gate driver 120, a data driver 130, a power management circuit 160 and a controller 140, wherein the display panel 110 includes a plurality of pixels PX, the gate driver 120 provides a gate voltage VG to the plurality of pixels PX, the data driver 130 provides a pre-emphasis voltage VPRE and a data voltage VDAT to the plurality of pixels PX, the power management circuit 160 generates an analog power supply voltage AVDD, and the controller 140 controls the gate driver 120, the data driver 130 and the power management circuit 160.

[0041] The display panel 110 may include a plurality of gate lines, a plurality of data lines, and a plurality of pixels PX coupled to the plurality of gate lines and the plurality of data lines. In some exemplary embodiments, each pixel PX may include at least two transistors, at least one capacitor, and an organic light-emitting diode (OLED), and the display panel 110 may be an OLED display panel. In other exemplary embodiments, each pixel PX may include a switching transistor and a liquid crystal capacitor coupled to the switching transistor, and the display panel 110 may be a liquid crystal display (LCD) panel. However, the display panel 110 is not limited to an OLED panel and an LCD panel and may include any suitable display panel according to the design of the display device 100.

[0042] The gate driver 120 may generate a gate voltage VG based on a gate control signal SGCTRL provided from the controller 140, and may sequentially apply the gate voltage VG to a plurality of pixels PX row by row. In some exemplary embodiments, the gate control signal SGCTRL may include, but is not limited to, a start signal, a gate clock signal, etc. According to exemplary embodiments, the gate driver 120 may be directly mounted on the display panel 110, may be coupled to the display panel 110 in the form of a tape carrier package (TCP), and may be integrated into a peripheral portion of the display panel 110.

[0043] The data driver 130 may receive an image data signal SDAT and a data control signal SDCTRL from the controller 140, may receive an analog power supply voltage AVDD from the power management circuit 160, and may provide a pre-emphasis voltage VPRE and a data voltage VDAT to the plurality of pixels PX based on the image data signal SDAT, the data control signal SDCTRL, and the analog power supply voltage AVDD. The data control signal SDCTRL may include a pre-emphasis voltage control signal SVPREL indicating the voltage level of the pre-emphasis voltage VPRE. In some exemplary embodiments, the data control signal SDCTRL may further include, but is not limited to, a horizontal start signal, a load signal, and the like. According to some exemplary embodiments, the data driver 130 may be mounted directly on the display panel 110, may be coupled to the display panel 110 in the form of a TCP, or may be integrated into a peripheral portion of the display panel 110.

[0044] The analog power supply voltage AVDD may be used as a power supply voltage for analog circuits of the data driver 130. In some exemplary embodiments, the data driver 130 may include a shift register 132, a latch block (or latch circuit) 134, a digital-to-analog conversion (DAC) block (or DAC circuit) 136, and an output buffer block (or output buffer circuit) 138. The shift register 132 sequentially receives and stores the image data signal SDAT from the controller 140. The latch block 134 temporarily stores the image data signal SDAT received from the shift register 132. The DAC block 136 generates a pre-emphasis voltage VPRE having a voltage level indicated by the pre-emphasis voltage control signal SVPREL and a data voltage VDAT corresponding to the image data signal SDAT output from the latch block 134 based on the analog power supply voltage AVDD. The output buffer block 138 outputs the pre-emphasis voltage VPRE and the data voltage VDAT based on the analog power supply voltage AVDD. The DAC block 136 and the output buffer block 138 may receive the analog power supply voltage AVDD as a power supply voltage.

[0045] like Figure 2 As shown in FIG210 , the data driver 130 may sequentially provide a pre-emphasis voltage VPRE and a data voltage VDAT to each pixel PX. In the case where the pre-emphasis voltage VPRE is not provided to each pixel PX, the data voltage VDAT at each pixel PX may be delayed according to the panel load of the display panel 110 or according to the distance from the data driver 130 to each pixel PX. For example, Figure 3 As shown in , a data line and a plurality of pixels PX connected to the data line can be represented as an equivalent model including a resistor R connected in series and a capacitor C connected to the resistor R, and the data voltage VDAT can be delayed by a resistance-capacitance (RC) delay of the resistor R and the capacitor C according to the distance from the data driver 130 to each pixel PX.

[0046] When the pre-emphasis voltage VPRE is not used, Figure 2 As shown in FIG230 , the data voltage VDAT at each pixel PX may not reach a desired voltage level within the gate-on time (or scan-on time) during which the gate voltage VG is applied to the pixel PX. In this case, the data voltage VDAT having the desired voltage level may not be stored in the pixel PX, and thus the image quality of the display device 100 may be degraded. In addition, as the resolution of the display device 100 increases, one horizontal time (1H) or the gate-on time (or scan-on time) may decrease, and thus the degradation of the display device 100 may be exacerbated. However, as Figure 2As shown in FIG210 , the data driver 130 of the display device 100 according to some exemplary embodiments may output a pre-emphasis voltage VPRE higher than the data voltage VDAT before outputting the data voltage VDAT. If the pre-emphasis voltage VPRE and the data voltage VDAT are sequentially output from the output buffer block 138 of the data driver 130, as shown in FIG210 , the data driver 130 may output a pre-emphasis voltage VPRE higher than the data voltage VDAT before outputting the data voltage VDAT. Figure 2 As shown in FIG250 , even in pixels PX that are far from the data driver 130, the data voltage VDAT at each pixel PX can reach a desired voltage level within the gate-on time (or scan-on time). Therefore, degradation of image quality caused by RC delay can be reduced or prevented. Therefore, according to some exemplary embodiments, by applying a pre-emphasis voltage VPRE higher than the data voltage VDAT before outputting the data voltage VDAT, the display device 100 can avoid or reduce the situation where the desired data voltage VDAT is not stored in the pixel PX within the storage period (e.g., the gate-on time or the scan-on time).

[0047] The power management circuit 160 can generate an analog power supply voltage AVDD based on an input voltage (e.g., a battery voltage) VIN. For example, the power management circuit 160 can be implemented using a DC-DC converter that converts the input voltage VIN into the analog power supply voltage AVDD. Figure 2 As shown in FIG, , the power management circuit 160 outputs a pre-emphasis voltage VPRE that is higher than the data voltage VDAT. The power management circuit 160 can generate an analog power supply voltage AVDD that is higher than the pre-emphasis voltage VPRE by a margin voltage (e.g., a set or predetermined margin voltage) VMAR. Therefore, because the output buffer block 138 of the data driver 130 receives the analog power supply voltage AVDD that is higher than the pre-emphasis voltage VPRE by a margin voltage (e.g., a set or predetermined margin voltage) VMAR, the driving capability of the output buffer block 138 can be sufficient to output the high pre-emphasis voltage VPRE. In some exemplary embodiments, the power management circuit 160 can also generate (but not limited to) gamma reference voltages, high / low gate voltages, and the like. Furthermore, in some exemplary embodiments, the power management circuit 160 can be implemented (but not limited to) as a power management integrated circuit (PMIC).

[0048] The controller (e.g., a timing controller (TCON)) 140 may receive an image data signal SDAT and a control signal SCTRL from an external host (e.g., a graphics processing unit (GPU), a graphics card, etc.). For example, the image data signal SDAT may be, but is not limited to, RGB data including red image data, green image data, and blue image data. Furthermore, the control signal SCTRL may include, but is not limited to, a data enable signal, a master clock signal, etc. The controller 140 may control the operation of the gate driver 120 by providing the gate control signal SGCTRL to the gate driver 120, and may control the operation of the data driver 130 by providing the data control signal SDCTRL and the image data signal SDAT to the data driver 130. Furthermore, according to some exemplary embodiments, the controller 140 may provide the data driver 130 with a pre-emphasis voltage control signal SVPREL to adjust the voltage level of the pre-emphasis voltage VPRE, and may provide the power management circuit 160 with an analog supply voltage control signal SAVDDL to adjust the voltage level of the analog supply voltage AVDD.

[0049] In the display device 100 according to some exemplary embodiments, the panel load of the display panel 110 may increase as the distance from the data driver 130 increases. Figure 3 In the example of FIG, the panel load of the pixel PX spaced apart from the data driver 130 by a second distance D2 greater than the first distance D1 may be increased compared to the panel load of the pixel PX spaced apart from the data driver 130 by a first distance D1. In the display device 100 according to the exemplary embodiment, by considering the panel load that changes according to the distance from the data driver 130 to each pixel PX, the voltage level of the pre-emphasis voltage VPRE may be adjusted according to the distance from the data driver 130 to each pixel PX to which the pre-emphasis voltage VPRE is applied. For example, as Figure 4 As shown in , as the distance from the data driver 130 to the pixel PX to which the pre-emphasis voltage VPRE is applied increases, the voltage level of the pre-emphasis voltage VPRE may increase.

[0050] To adjust the voltage level of the pre-emphasis voltage VPRE, the display device 100 according to an exemplary embodiment may further include a pre-emphasis voltage determination block 150 that periodically (e.g., row by row) determines the voltage level of the pre-emphasis voltage VPRE. The pre-emphasis voltage determination block 150 may provide a pre-emphasis voltage control signal SVPREL indicating the determined voltage level of the pre-emphasis voltage VPRE to the data driver 130. The data driver 130 may output the pre-emphasis voltage VPRE having the voltage level indicated by the pre-emphasis voltage control signal SVPREL. In some exemplary embodiments, the pre-emphasis voltage determination block 150 may be included in the controller 140, but the location of the pre-emphasis voltage determination block (or pre-emphasis voltage determination circuit) 150 is not limited thereto. For example, in other exemplary embodiments, the pre-emphasis voltage determination block 150 may be implemented within the data driver 130.

[0051] In some exemplary embodiments, the pre-emphasis voltage determination block 150 may determine the voltage level of the pre-emphasis voltage VPRE based on the panel load of the display panel 110 or based on the distance from the data driver 130 to the pixel PX to which the pre-emphasis voltage VPRE is applied. For example, when the pre-emphasis voltage VPRE is applied to the pixel PX located in a row relatively close to the data driver 130, the pre-emphasis voltage determination block 150 may determine the voltage level of the pre-emphasis voltage VPRE to be a relatively low voltage level, and when the pre-emphasis voltage VPRE is applied to the pixel PX located in a row relatively far from the data driver 130, the pre-emphasis voltage determination block 150 may determine the voltage level of the pre-emphasis voltage VPRE to be a relatively high voltage level. In this case, substantially the same pre-emphasis voltage VPRE may be applied to the pixels PX located in the same row.

[0052] In other exemplary embodiments, the pre-emphasis voltage determination block 150 may determine the voltage level of the pre-emphasis voltage VPRE based not only on the distance from the data driver 130 to the pixel PX to which the pre-emphasis voltage VPRE is applied, but also on the difference between previous pixel data and current pixel data. For example, for two pixels PX connected to the same data line and located in the previous row and the current row, the pre-emphasis voltage determination block 150 may increase the voltage level of the pre-emphasis voltage VPRE as the difference between the image data signal SDAT (i.e., previous pixel data) of the pixel PX in the previous row and the image data signal SDAT (i.e., current pixel data) of the pixel PX in the current row increases. In this case, different pre-emphasis voltages VPRE may be applied to pixels PX in the same row.

[0053] In the display device of the prior art, Figure 4As shown by the dotted line in FIG, although the voltage level of the pre-emphasis voltage VPRE changes according to the panel load of the display panel 110, a constant analog power voltage CAVDD having a fixed voltage level may be provided to the data driver 130. However, in the display device 100 according to the exemplary embodiment, as shown in FIG. Figure 4 As shown in FIG, the voltage level of the pre-emphasis voltage VPRE can be adjusted according to the panel load of the display panel 110 or the distance from the data driver 130 to each pixel PX (and / or according to the difference between the previous pixel data and the current pixel data), and the voltage level of the analog power supply voltage AVDD can be adjusted according to the adjusted voltage level of the pre-emphasis voltage VPRE. Therefore, compared with the constant analog power supply voltage CAVDD in the display device of the related art, the analog power supply voltage AVDD in the display device 100 according to the exemplary embodiment can be reduced by the reduction voltage VREDUCE, and thus the power consumption of the display device 100 can be reduced.

[0054] In some exemplary embodiments, the voltage level of the pre-emphasis voltage VPRE may increase as the panel load of the display panel 110 increases or as the distance from the data driver 130 to the pixel PX to which the pre-emphasis voltage VPRE is applied increases, and the voltage level of the analog power supply voltage AVDD may increase as the voltage level of the pre-emphasis voltage VPRE increases. In some exemplary embodiments, the voltage level of the analog power supply voltage AVDD may be adjusted so that the difference between the analog power supply voltage AVDD and the pre-emphasis voltage VPRE can be maintained at a margin voltage (e.g., a set or predetermined margin voltage) VMAR. For example, the margin voltage (e.g., a set or predetermined margin voltage) VMAR may be, but is not limited to, approximately 0.5V.

[0055] For example, Figure 3 and Figure 4As shown in , the data driver 130 may provide a pre-emphasis voltage VPRE having a first voltage level to a first pixel PX spaced apart from the data driver 130 by a first distance D1, and may provide a pre-emphasis voltage VPRE having a second voltage level higher than the first voltage level to a second pixel PX spaced apart from the data driver 130 by a second distance D2 greater than the first distance D1. In addition, when the data driver 130 provides the pre-emphasis voltage VPRE having the first voltage level to the first pixel PX, the power management circuit 160 may provide the data driver 130 with an analog power supply voltage AVDD having a third voltage level, and when the data driver 130 provides the pre-emphasis voltage VPRE having the second voltage level to the second pixel PX, the power management circuit 160 may provide the data driver 130 with an analog power supply voltage AVDD having a fourth voltage level higher than the third voltage level. In this case, the third voltage level of the analog power supply voltage AVDD may be higher than the first voltage level of the pre-emphasis voltage VPRE by a margin voltage (e.g., a set or predetermined margin voltage) VMAR, and the fourth voltage level of the analog power supply voltage AVDD may be higher than the second voltage level of the pre-emphasis voltage VPRE by a margin voltage (e.g., a set or predetermined margin voltage) VMAR. Therefore, because the analog power supply voltage AVDD is higher than the pre-emphasis voltage VPRE by a margin voltage (e.g., a set or predetermined margin voltage) VMAR, even if the voltage level of the analog power supply voltage AVDD changes, the driving capability of the output buffer block 138 that receives the analog power supply voltage AVDD can be maintained.

[0056] In order to adjust the analog power supply voltage AVDD, the controller 140 may provide an analog power supply voltage control signal SAVDDL to the power management circuit 160, and the power management circuit 160 may adjust the voltage level of the analog power supply voltage AVDD in response to the analog power supply voltage control signal SAVDDL received from the controller 140. In order to adjust the voltage level of the analog power supply voltage AVDD in response to the analog power supply voltage control signal SAVDDL, as shown in FIG. Figure 5 As shown in , the power management circuit 160 may include a voltage conversion block 170 and a switch control block 180, wherein the voltage conversion block 170 converts the input voltage VIN into an analog power supply voltage AVDD, and the switch control block 180 controls the voltage conversion block 170 in response to the analog power supply voltage control signal SAVDDL.

[0057] For example, the voltage conversion block 170 may include an inductor L, a switching element SW, a diode DI, and a capacitor C1, and may be a boost converter for boosting the input voltage VIN to the analog power supply voltage AVDD. However, the voltage conversion block 170 may not be limited to a boost converter. In addition, for example, the switch control block 180 may control the voltage conversion block 170 to adjust the voltage level of the analog power supply voltage AVDD by adjusting the duty cycle of the switch control signal SSWC for controlling the switching element SW of the voltage conversion block 170 in response to the analog power supply voltage control signal SAVDDL. In some exemplary embodiments, the analog power supply voltage control signal SAVDDL may be transmitted from the controller 140 to the power management circuit 160 via a single wiring SWIRE. However, the wiring of the analog power supply voltage control signal SAVDDL may not be limited to the single wiring SWIRE.

[0058] As described above, the display device 100 according to the exemplary embodiment can adjust the voltage level of the pre-emphasis voltage VPRE according to the panel load of the display panel 110 or according to the distance from the data driver 130 to each pixel PX to which the pre-emphasis voltage VPRE is applied, and can adjust the voltage level of the analog power supply voltage AVDD according to the adjusted voltage level of the pre-emphasis voltage VPRE. Therefore, compared with a display device using a constant analog power supply voltage CAVDD, the power consumption of the display device 100 according to the exemplary embodiment can be reduced.

[0059] Figure 6 is a flowchart illustrating a method of operating a display apparatus according to some exemplary embodiments.

[0060] refer to Figure 1 and Figure 6 In a method of operating a display device 100 according to an exemplary embodiment, the display device 100 may determine a voltage level of a pre-emphasis voltage VPRE. In some exemplary embodiments, to determine the voltage level of the pre-emphasis voltage VPRE, the pre-emphasis voltage determination block 150 of the display device 100 may determine the panel load of the display panel 110 based on the distance from the data driver 130 to each pixel PX to which the pre-emphasis voltage VPRE is applied (S310), and may determine the voltage level of the pre-emphasis voltage VPRE based on the panel load (S330). For example, as the panel load of the display panel 110 increases, or as the distance from the data driver 130 to the pixel PX increases, the pre-emphasis voltage determination block 150 may determine the amount by which the voltage level of the pre-emphasis voltage VPRE is to be increased. The controller 140 may provide a pre-emphasis voltage control signal SVPREL indicating the determined voltage level of the pre-emphasis voltage VPRE to the data driver 130.

[0061] The display device 100 may adjust the voltage level of the analog power supply voltage AVDD according to the determined voltage level of the pre-emphasis voltage VPRE (e.g., a desired increase in the determined voltage level of the pre-emphasis voltage VPRE) (S350). In some exemplary embodiments, the controller 140 may provide an analog power supply voltage control signal SAVDDL to the power management circuit 160, and the power management circuit 160 may adjust the voltage level of the analog power supply voltage AVDD in response to the analog power supply voltage control signal SAVDDL received from the controller 140. For example, as the voltage level of the pre-emphasis voltage VPRE increases, the display device 100 may increase the voltage level of the analog power supply voltage AVDD. In some exemplary embodiments, the display device 100 may adjust the voltage level of the analog power supply voltage AVDD so that the difference between the analog power supply voltage AVDD and the pre-emphasis voltage VPRE can be maintained at a margin voltage (e.g., a set or predetermined margin voltage).

[0062] The data driver 130 may receive the analog power supply voltage AVDD having an adjusted voltage level as a power supply voltage for analog circuits (e.g., the output buffer block 138 and / or the DAC block 136), and may provide a pre-emphasis voltage VPRE having a determined voltage level indicated by the pre-emphasis voltage control signal SVPREL and a data voltage VDAT corresponding to the image data signal SDAT to each pixel PX based on the analog power supply voltage AVDD having the adjusted voltage level (S370). Thus, the data voltage VDAT having a desired voltage level may be stored in each pixel PX, and the plurality of pixels PX may display an image corresponding to the data voltage VDAT.

[0063] As described above, in the method of operating the display device 100 according to the exemplary embodiment, the voltage level of the pre-emphasis voltage VPRE can be determined according to the panel load of the display panel 110 or according to the distance from the data driver 130 to each pixel PX to which the pre-emphasis voltage VPRE is applied, and the voltage level of the analog power supply voltage AVDD can be adjusted according to the determined voltage level of the pre-emphasis voltage VPRE. Therefore, compared with a display device using a constant analog power supply voltage, the power consumption of the display device 100 according to the exemplary embodiment can be reduced.

[0064] Figure 7 is a flowchart illustrating a method of operating a display apparatus according to some exemplary embodiments.

[0065] refer to Figure 1 and Figure 7In a method of operating a display device 100 according to some exemplary embodiments, the display device 100 may determine a voltage level of a pre-emphasis voltage VPRE. In some exemplary embodiments, to determine the voltage level of the pre-emphasis voltage VPRE, the pre-emphasis voltage determination block 150 of the display device 100 may determine a panel load of the display panel 110 based on a distance from the data driver 130 to each pixel PX to which the pre-emphasis voltage VPRE is applied (S410), calculate a difference between previous pixel data and current pixel data (S420), and determine a voltage level of the pre-emphasis voltage VPRE based on the panel load and the calculated difference (S430). For example, for two adjacent pixels PX coupled to the same data line, the previous pixel data may represent image data signals SDAT of pixels located in a previous row, and the current pixel data may represent image data signals SDAT of pixels located in a current row.

[0066] For example, the pre-emphasis voltage determination block 150 may increase the voltage level of the pre-emphasis voltage VPRE as the panel load of the display panel increases or as the distance from the data driver 130 to the pixel PX increases, and the pre-emphasis voltage determination block 150 may also increase the voltage level of the pre-emphasis voltage VPRE as the difference between the previous pixel data and the current pixel data increases. The controller 140 may provide the data driver 130 with a pre-emphasis voltage control signal SVPREL indicating the determined voltage level of the pre-emphasis voltage VPRE.

[0067] The display device 100 may adjust the voltage level of the analog power supply voltage AVDD according to the determined voltage level of the pre-emphasis voltage VPRE (S450). In some exemplary embodiments, the controller 140 may provide the analog power supply voltage control signal SAVDDL to the power management circuit 160, and the power management circuit 160 may adjust the voltage level of the analog power supply voltage AVDD in response to the analog power supply voltage control signal SAVDDL received from the controller 140. In addition, in some exemplary embodiments, the display device 100 may adjust the voltage level of the analog power supply voltage AVDD so that the difference between the analog power supply voltage AVDD and the pre-emphasis voltage VPRE can be maintained at a margin voltage (e.g., a set or predetermined margin voltage).

[0068] The data driver 130 may receive the analog power supply voltage AVDD having an adjusted voltage level as a power supply voltage for analog circuits (e.g., the output buffer block 138 and / or the DAC block 136), and may provide a pre-emphasis voltage VPRE having a determined voltage level indicated by the pre-emphasis voltage control signal SVPREL and a data voltage VDAT corresponding to the image data signal SDAT to each pixel PX based on the analog power supply voltage AVDD having the adjusted voltage level (S470). Thus, the data voltage VDAT having a desired voltage level may be stored in each pixel PX, and the plurality of pixels PX may display an image corresponding to the data voltage VDAT.

[0069] As described above, in the method of operating the display device 100 according to some exemplary embodiments, the voltage level of the pre-emphasis voltage VPRE may be determined according to the panel load of the display panel 110 and the difference between previous pixel data and current pixel data, and the voltage level of the analog power supply voltage AVDD may be adjusted according to the determined voltage level of the pre-emphasis voltage VPRE. Therefore, compared with a display device using a constant analog power supply voltage, the power consumption of the display device 100 according to some exemplary embodiments may be reduced.

[0070] Figure 8 is a block diagram illustrating an electronic device including a display device according to some exemplary embodiments.

[0071] refer to Figure 8 , the electronic device 1100 may include a processor 1110, a memory device 1120, a storage device 1130, an input / output (I / O) device 1140, a power supply 1150, and a display device 1160. The electronic device 1100 may also include a plurality of ports for communicating with a graphics card, a sound card, a memory card, a universal serial bus (USB) device, other electronic devices, and the like.

[0072] The processor 1110 can perform various computing functions or tasks. The processor 1110 can be an application processor (AP), a microprocessor, a central processing unit (CPU), etc. The processor 1110 can be connected to other components via an address bus, a control bus, a data bus, etc. In addition, in some exemplary embodiments, the processor 1110 can also be connected to an expansion bus such as a peripheral component interconnect (PCI) bus.

[0073] The memory device 1120 may store data used for the operation of the electronic device 1100. For example, the memory device 1120 may include at least one nonvolatile memory device (such as an erasable programmable read-only memory (EPROM) device, an electrically erasable programmable read-only memory (EEPROM) device, a flash memory device, a phase change random access memory (PRAM) device, a resistive random access memory (RRAM) device, a nano-floating gate memory (NFGM) device, a polymer random access memory (PoRAM) device, a magnetic random access memory (MRAM) device, a ferroelectric random access memory (FRAM) device, etc.) and / or at least one volatile memory device (such as a dynamic random access memory (DRAM) device, a static random access memory (SRAM) device, a mobile dynamic random access memory (mobile DRAM) device, etc.).

[0074] The storage device 1130 may be a solid-state drive (SSD), a hard disk drive (HDD), a CD-ROM, etc. The I / O device 1140 may be an input device (such as a keyboard, a keypad, a mouse, a touch screen, etc.) and an output device (such as a printer, a speaker, etc.). The power supply 1150 may provide power for the operation of the electronic device 1100.

[0075] The display device 1160 can adjust the voltage level of the pre-emphasis voltage according to the panel load of the display panel and / or the difference between previous pixel data and current pixel data, and can adjust the voltage level of the analog power supply voltage according to the adjusted voltage level of the pre-emphasis voltage. Therefore, compared with a display device using a constant analog power supply voltage, the power consumption of the display device 1160 according to the exemplary embodiment can be reduced.

[0076] According to an exemplary embodiment, the electronic device 1100 may be any electronic device including a display device 1160, such as a digital TV, a 3D TV, a personal computer (PC), a home appliance, a laptop computer, a cellular phone, a smart phone, a tablet computer, a wearable device, a personal digital assistant (PDA), a portable multimedia player (PMP), a digital camera, a music player, a portable game console, a navigation system, etc.

[0077] The foregoing is illustrative of exemplary embodiments and should not be construed as limiting thereof. Although several exemplary embodiments have been described, it will be readily apparent to those skilled in the art that many modifications in the exemplary embodiments are possible without materially departing from the novel teachings and advantages of the present invention. Therefore, all such modifications are intended to be included within the scope of the present invention as defined in the claims. Therefore, it should be understood that the foregoing is illustrative of various exemplary embodiments and should not be construed as being limited to the specific exemplary embodiments disclosed, and that modifications to the disclosed exemplary embodiments as well as other exemplary embodiments are intended to be included within the scope of the appended claims and their equivalents.

Claims

1. A display device comprising: a display panel comprising a plurality of pixels; a power management circuit configured to generate an analog supply voltage; as well as a data driver configured to provide a pre-emphasis voltage and a data voltage to the plurality of pixels based on the analog power voltage, wherein the display device is configured to adjust a voltage level of the pre-emphasis voltage according to a distance from the data driver to each of the plurality of pixels to which the pre-emphasis voltage is applied, and The display device is configured to adjust the voltage level of the analog power supply voltage according to the adjusted voltage level of the pre-emphasis voltage so that the difference between the analog power supply voltage and the pre-emphasis voltage is maintained at a predetermined margin voltage.

2. The display device according to claim 1, wherein the display device being configured to increase the voltage level of the pre-emphasis voltage as the distance from the data driver to each of the plurality of pixels to which the pre-emphasis voltage is applied increases, and The display device is configured to increase the voltage level of the analog power supply voltage as the voltage level of the pre-emphasis voltage increases.

3. The display device according to claim 1, wherein the data driver being configured to provide the pre-emphasis voltage having a first voltage level to a first pixel among the plurality of pixels, wherein the first pixel is spaced apart from the data driver by a first distance, and the data driver being configured to provide the pre-emphasis voltage having a second voltage level higher than the first voltage level to a second pixel among the plurality of pixels, wherein the second pixel is spaced apart from the data driver by a second distance greater than the first distance, and wherein the power management circuit is configured to provide the pre-emphasis voltage having the first voltage level to the first pixel among the plurality of pixels based on the data driver, and to provide the analog power supply voltage having a third voltage level to the data driver; and the power management circuit is configured to provide the pre-emphasis voltage having the second voltage level to the second pixel among the plurality of pixels based on the data driver, and to provide the analog power supply voltage having a fourth voltage level higher than the third voltage level to the data driver.

4. The display device according to claim 3, wherein The third voltage level of the analog power supply voltage is higher than the first voltage level of the pre-emphasis voltage by the predetermined margin voltage, and The fourth voltage level of the analog power supply voltage is higher than the second voltage level of the pre-emphasis voltage by the predetermined margin voltage.

5. The display device according to claim 1, further comprising: a controller configured to control the power management circuit and the data driver, The power management circuit is configured to adjust the voltage level of the analog power supply voltage in response to an analog power supply voltage control signal received from the controller.

6. The display device according to claim 5, wherein The power management circuit comprises: a voltage conversion block configured to convert an input voltage into the analog power supply voltage; and The switch control block is configured to control the voltage conversion block to adjust the voltage level of the analog power supply voltage in response to the analog power supply voltage control signal.

7. The display device according to claim 5, wherein: The analog supply voltage control signal is transmitted from the controller to the power management circuit via a single wire.

8. A method for operating a display device, the method comprising: determining a voltage level of a pre-emphasis voltage; adjusting a voltage level of an analog power supply voltage according to the determined voltage level of the pre-emphasis voltage to generate an adjusted voltage level such that a difference between the analog power supply voltage and the pre-emphasis voltage remains at a predetermined margin voltage; as well as Based on the analog power supply voltage having the adjusted voltage level, the pre-emphasis voltage having the determined voltage level and a data voltage are provided to a plurality of pixels of the display device.

9. The method according to claim 8, in, Determining the voltage level of the pre-emphasis voltage includes: determining a panel load according to a distance from a data driver to each of the plurality of pixels to which the pre-emphasis voltage is applied; and The voltage level of the pre-emphasis voltage is determined based on the panel load.

Citation Information

Patent Citations

  • Display device

    CN108346403A

  • Display driver circuit for pre-empasis operation

    CN108962114A