Display device

By employing inclined shape branches and sensing electrodes in the wiring design within the display area, the problems of large dead zones and pattern visual artifacts in display devices are solved, thereby improving the display effect.

CN112447812BActive Publication Date: 2025-12-16SAMSUNG DISPLAY CO LTD

Patent Information

Application Number
CN202010893201.4
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Priority Date
2019-09-02
Filing Date
2020-08-31
Publication Date
2025-12-16
Estimated Expiration
2040-08-31

AI Technical Summary

Technical Problem

Existing display devices suffer from large dead zones and visual artifacts in the patterns, which affect the display effect.

Method used

By employing a branch structure of multiple wires in the wiring design within the display area, with the ends of the branches having an inclined shape, and by placing sensing electrodes on the wiring to reduce dead zones and prevent pattern visual artifacts.

Benefits of technology

It effectively reduces the dead zone of the display device, improves the display effect, and enhances the visual experience.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN112447812B_ABST
    Figure CN112447812B_ABST
Patent Text Reader

Abstract

A display device includes a plurality of data lines in a display region, a plurality of display elements in the display region and connected to the plurality of data lines, and a plurality of wirings in the display region and connected to the plurality of data lines, the plurality of wirings configured to transmit data signals from a driver circuit to the plurality of data lines, the driver circuit being outside the display region in a peripheral region, each of the plurality of wirings includes a plurality of branches protruding from a corresponding one of the wirings in a direction perpendicular to an extension direction of the corresponding one of the wirings, and an end portion of each of the plurality of wirings has a tilted shape tilted from the extension direction of the wiring in a plan view.
Need to check novelty before this filing date? Find Prior Art

Description

[0001] Cross-reference to related applications

[0002] This application claims priority and benefit to Korean Patent Application No. 10-2019-0108460, filed with the Korean Intellectual Property Office on September 2, 2019, the entire contents of which are incorporated herein by reference. Technical Field

[0003] One or more embodiments relate to a display device. Background Technology

[0004] With the rapid development of displays that present various electrical signal information, a variety of display devices with excellent characteristics such as small thickness, light weight, and low power consumption have been introduced. In addition, recently, the dead zone of display devices (e.g., non-display areas, such as bezel areas) has been reduced, and the size of the display area has been increased. Summary of the Invention

[0005] One or more embodiments include a display device in which dead zones are reduced and patterns (e.g., visual artifacts) are reduced or prevented from being visible in the display area.

[0006] The technical problems to be solved by this disclosure are not limited to those described above, and those skilled in the art will understand other technical problems from the following description.

[0007] Other aspects will be set forth in part in the description which follows, and will be apparent in part from the description, or may be learned by practicing the embodiments presented in this disclosure.

[0008] According to one or more embodiments, a display device includes: a plurality of data lines located in a display area; a plurality of display elements located in the display area and connected to the plurality of data lines; and a plurality of wirings located in the display area and connected to the plurality of data lines, the plurality of wirings being configured to transmit data signals from a driving circuit to the plurality of data lines, the driving circuit being located in a peripheral area outside the display area. Each of the plurality of wirings includes: a plurality of branches protruding from the respective wiring in a direction perpendicular to the extension direction of the respective wiring; and the end portion of each of the plurality of branches having an inclined shape in a plan view that is inclined from the extension direction of the wiring.

[0009] The ends of multiple branches can be tilted in the same direction.

[0010] The end portions of the plurality of branches can include a plurality of first end portions inclined in a first inclination direction and a plurality of second end portions inclined in a second inclination direction different from the first inclination direction, and positions of the plurality of first end portions inclined in the first inclination direction and the plurality of second end portions inclined in the second inclination direction can have periodicity.

[0011] The wires can extend in directions parallel to each other and can be spaced apart from each other, and end portions of a pair of branches extending on the same line and protruding from two adjacent wires among the plurality of wires toward each other are spaced apart from each other.

[0012] The display device can further include a plurality of sensing electrodes on the plurality of wires.

[0013] Each of the plurality of sensing electrodes can include a mesh line overlapping the end portions of the branches of the plurality of wires, and the branches include a plurality of pairs of branches, wherein each pair of branches includes two branches extending on the same line and protruding from two adjacent wires toward each other, end portions of the two branches face each other and are spaced apart from each other.

[0014] A width of the mesh line can be greater than a width of a gap between the end portions of the paired branches overlapping the mesh line.

[0015] An extension direction of the mesh line and a direction in which the end portions of the branches overlap the mesh line are the same.

[0016] The plurality of wires can be located in a different layer from the plurality of data lines.

[0017] The plurality of wires can include first and third portions extending in an extension direction of the plurality of data lines and a second portion extending in a direction intersecting the extension direction of the plurality of data lines, the second portion being located between the first and third portions.

[0018] Each of the plurality of wires can include a first branch protruding from the first and third portions and a second branch protruding from the second portion.

[0019] The display device can further include a connection line located in a peripheral area outside the display area and configured to connect the plurality of wires to a driving circuit located in the peripheral area.

[0020] According to one or more embodiments, a display device includes a plurality of data lines positioned in a display region, a plurality of display elements positioned in the display region and connected to the plurality of data lines, a plurality of wirings positioned in the display region and connected to the plurality of data lines, and a sensing electrode on the plurality of wirings. Each of the plurality of wirings includes a plurality of branches that protrude from a corresponding one of the wirings in a direction perpendicular to an extension direction of the corresponding one of the wirings, the plurality of branches include pairs of branches, each pair of branches includes two branches that extend on the same line and protrude from two adjacent ones of the wirings toward each other, and the sensing electrode can overlap with end portions of the branches of the plurality of wirings, the end portions of the two branches of each of the pairs of branches face each other and are spaced apart from each other.

[0021] The end portion of each of the plurality of branches can have a tilted shape that is tilted from the extension direction of the corresponding one of the wirings in a plan view.

[0022] The sensing electrode can include a mesh line, wherein the mesh line overlaps with the end portions of the branches of the plurality of wirings.

[0023] A width of the mesh line can be greater than a width of a gap between the end portions of the pairs of branches that overlap with the mesh line.

[0024] An extension direction of the mesh line and a direction in which the end portions of the branches that overlap with the mesh line are tilted can be the same.

[0025] The mesh line can include a portion extending in a first direction and a portion extending in a second direction intersecting the first direction, wherein positions of the branches overlapping with the portion of the mesh line extending in the first direction and positions of the branches overlapping with the portion of the mesh line extending in the second direction have periodicity.

[0026] The plurality of wirings can include first and third portions extending in an extension direction of the plurality of data lines and a second portion extending in a direction intersecting the extension direction of the plurality of data lines, the second portion being positioned between the first and third portions.

[0027] Each of the plurality of wirings can include first branches protruding from the first and third portions and second branches protruding from the second portion.

[0028] The end portion of each of the plurality of branches can protrude in a tilted direction of the extension direction of the corresponding one of the wirings. BRIEF DESCRIPTION OF DRAWINGS

[0029] The above and other aspects and features of certain embodiments of the present disclosure will become more apparent from the following description, taken in conjunction with the accompanying drawings, in which:

[0030] Figure 1 is a plan view illustrating a display panel according to an embodiment;

[0031] Figure 2 is a conceptual view showing a portion A of Figure 1 , while Figure 3 is a partially enlarged plan view showing a portion A' of Figure 2 ;

[0032] Figure 4A and Figure 4B are equivalent circuit diagrams showing one pixel located in a display panel according to an embodiment;

[0033] Figure 5 , Figure 6 , Figure 7 and Figure 8 are plan views showing a first wiring and a fourth wiring according to an embodiment;

[0034] Figure 9A is a plan view showing a branch including an end portion having an inclined shape according to an embodiment, while Figure 9B is a plan view showing a branch including a vertical or horizontal end portion according to a comparative example;

[0035] Figure 10 and Figure 11 are partial plan views of a display panel according to an embodiment, while Figure 12 is a cross-sectional view of the display panel taken along the line I-I' of Figure 10 ;

[0036] Figure 13 is a cross-sectional view of a display device according to an embodiment;

[0037] Figure 14 and Figure 15 are a cross-sectional view and a plan view, respectively, showing an input sensing layer on a display panel according to an embodiment;

[0038] Figure 16A , Figure 16B , Figure 16C and Figure 16D are plan views of an input sensing layer according to layers;

[0039] Figure 17 is a plan view showing a sensing electrode and a first wiring according to an embodiment, while Figure 18 is a plan view showing a sensing electrode and a fourth wiring according to an embodiment;

[0040] Figure 19A and Figure 19B are partially enlarged plan views showing a sensing electrode and a first wiring;

[0041] Figure 20is a cross-sectional view showing a stacked relationship of the sensing electrode and the first or fourth wiring according to an embodiment; and

[0042] Figure 21 、 Figure 22 and Figure 23 is a view showing the first wiring and the fourth wiring according to other embodiments. DETAILED DESCRIPTION

[0043] Reference will now be made in detail embodiments, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to like elements throughout. In this regard, the present embodiments can have different forms and should not be construed as being limited to the descriptions set forth herein. Accordingly, the embodiments are merely described below, by referring to the drawings, to explain aspects of the present description. As used herein, the term “and / or” includes any and all combinations of one or more of the associated listed items. Throughout the disclosure, the expression “at least one of a, b, or c” means only a, only b, only c, a and b, a and c, b and c, all of a, b, and c, or variations thereof.

[0044] It will be understood that, although the terms “first,” “second,” etc. can be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another.

[0045] As used herein, the singular forms “a,” “an,” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise.

[0046] It will be further understood that the terms “comprises” and / or “comprising,” as used herein, specify the presence of stated features or elements, but do not preclude the presence or addition of one or more other features or elements.

[0047] It will be understood that when a layer, region, or element is referred to as being “formed on” another layer, region, or element, it can be directly or indirectly formed on the other layer, region, or element. That is, for example, a middle layer, region, or element can be present.

[0048] The size of elements in the drawings can be exaggerated for the purpose of explanation. In other words, since the size and thickness of elements in the drawings are arbitrarily shown for the purpose of explanation, the following embodiments are not limited thereto.

[0049] The expression “A and / or B” means only A, only B, or both A and B. Also, the expression “at least one of A and B” includes only A, only B, or both A and B.

[0050] In the following embodiments, when a wire "extends in a first direction or a second direction", it means that the wire extends not only in a linear shape but also in a zigzag or curved shape in the first direction or the second direction.

[0051] In the following embodiments, "a plan view of an object" refers to "a view of the object as seen from above" or "a view from a direction perpendicular to a main surface of the object", and "a sectional view of an object" refers to "a view of the object vertically cut from the side". In the following embodiments, when elements "overlap", it means that the elements overlap in "a plan view" and "a sectional view".

[0052] Hereinafter, the present disclosure will be described more fully with reference to the accompanying drawings, in which embodiments of the present disclosure are shown, and wherein the same or similar components are denoted by the same reference numerals.

[0053] Figure 1 is a plan view illustrating a display panel according to an embodiment. Figure 2 is a conceptual view illustrating Figure 1 a region A of Figure 3 is a conceptual view illustrating Figure 2 a region A' of

[0054] Referring to Figure 1 , a display device according to an embodiment can include a display panel 10 having a substrate 100. The display panel 10 can have a display area DA and a peripheral area PA located outside the display area DA. The substrate 100 can have a display area DA and a peripheral area PA corresponding to the display area DA and the peripheral area PA of the display panel 10, respectively.

[0055] An edge of the display area DA can have a shape similar to a rectangle or a square. As shown in Figure 1 and Figure 2 , a first corner portion CN1 of the edge of the display area DA can have a circular shape. In detail, the display area DA can include first and second edges E1 and E2 facing each other and third and fourth edges E3 and E4 located between the first and second edges E1 and E2 and facing each other (for example, as shown in Figure 1The third edge E3 and the fourth edge E4 can be perpendicular to the first edge E1 and the second edge E2, as shown in FIG. 1B. The pad area PADA is adjacent to the fourth edge E4 among the first edge E1, the second edge E2, the third edge E3, and the fourth edge E4. In this case, a first corner CN1 having a circular shape connects the first edge E1 to the fourth edge E4. A second corner CN2 of an edge of the display area DA can also have a circular shape similar to the first corner CN1. The second corner CN2 connects the second edge E2 to the fourth edge E4. In addition, other portions of the edge of the display area DA (e.g., corners between the first edge E1 and the third edge E3 and corners between the second edge E2 and the third edge E3) can have a circular shape. Although the first edge E1 and the second edge E2 are longer than the third edge E3 and the fourth edge E4 in FIG. 1B, in other embodiments, both the third edge and the fourth edge can be longer than the first edge and the second edge. Figure 1

[0056] The peripheral area PA can surround the display area DA. The peripheral area PA in which the pixels PX are not disposed can include a pad area PADA to which various electronic devices or printed circuit boards are electrically attached, and a voltage line for providing power to drive the display elements can be disposed in the peripheral area PA. A plurality of pads can be disposed in the pad area PADA, and the plurality of pads can be electrically connected to a data driver. In an embodiment, the data driver that applies a data signal can be located on a film that is electrically connected to the pads of the pad area PADA by using a chip-on-film (COF) method. In other embodiments, the data driver can be positioned directly on the substrate 100 by using a chip-on-glass (COG) method or a chip-on-plastic (COP) method.

[0057] Figure 1 is a plan view showing a state of the substrate 100 in a manufacturing process of the display device. To reduce a size of the peripheral area PA that is recognized (e.g., visible to a user) in a final display device or an electronic device such as a smart phone including the display device, a portion of the substrate 100 can be bent.

[0058] As Figure 2 ​As illustrated in FIG. 1, the peripheral area PA can include a bending area BA, and the bending area BA can be located between the pad area PADA and the display area DA. In this case, the substrate 100 can be bent in the bending area BA, and at least a portion of the pad area PADA can overlap the display area DA when the substrate 100 is in a bent state. The bending direction is set so that the pad area PADA does not cover the display area DA and is located behind the display area DA. Thus, in a plan view, the user recognizes that the display area DA occupies a large portion of the display device.

[0059] Figure 3 A portion of the first corner CN1 is illustrated. When a user observes the display device according to the present embodiment or an electronic device including the display device in a normal use environment, the user recognizes that the display device or the electronic device has a circular shape, i.e., a curved shape. However, in an environment in which the first corner CN1 is enlarged (e.g., in a magnified case) and thus a wiring having a width of several micrometers or several tens of micrometers can be observed (e.g., becomes visible due to magnification), as illustrated in FIG. 2, the user recognizes that the first corner CN1 has a linear shape that is bent multiple times in the first direction D1 and the second direction D2 (e.g., a stepped shape along the first direction D1 and the second direction D2). Figure 3 As illustrated in FIG. 1, the first corner CN1 can have a linear shape that is bent multiple times in the first direction D1 and the second direction D2 (e.g., a stepped shape along the first direction D1 and the second direction D2). However, although the first corner CN1 has a linear shape that is bent multiple times as illustrated in FIG. 2 when magnified, the user can recognize that the first corner CN1 has a substantially circular shape, i.e., a curved shape, in a normal use environment. Thus, when each of the first corner CN1 and the second corner CN2 is described as having a circular shape in this document, the term includes a case in which each of the first corner CN1 and the second corner CN2 has a substantially circular shape and a case in which each of the first corner CN1 and the second corner CN2 has a linear shape that is bent multiple times (e.g., a stepped shape). Figure 3 As illustrated in FIG. 1, the first corner CN1 can have a linear shape that is bent multiple times in the first direction D1 and the second direction D2 (e.g., a stepped shape along the first direction D1 and the second direction D2). However, although the first corner CN1 has a linear shape that is bent multiple times as illustrated in FIG. 2 when magnified, the user can recognize that the first corner CN1 has a substantially circular shape, i.e., a curved shape, in a normal use environment. Thus, when each of the first corner CN1 and the second corner CN2 is described as having a circular shape in this document, the term includes a case in which each of the first corner CN1 and the second corner CN2 has a substantially circular shape and a case in which each of the first corner CN1 and the second corner CN2 has a linear shape that is bent multiple times (e.g., a stepped shape).

[0060] The plurality of pixels PX and the signal line for applying an electric signal to the plurality of pixels PX can be located in the display area DA.

[0061] Each of the plurality of pixels PX can include a display element and a pixel circuit for driving the display element. For example, the display element can be an organic light emitting diode, and the pixel circuit can include a plurality of transistors and a capacitor. The plurality of pixels PX can include a first pixel that emits light of a first color, a second pixel that emits light of a second color, and a third pixel that emits light of a third color. For example, the first pixel can be a red pixel R (e.g., can be configured to emit red light), the second pixel can be a green pixel G (e.g., can be configured to emit green light), and the third pixel can be a blue pixel B (e.g., can be configured to emit blue light).

[0062] The signal lines for applying electrical signals to the plurality of pixels PX can include a plurality of scan lines SL, a plurality of data lines DL, and the like. The plurality of data lines DL can extend in a first direction D1, and the plurality of scan lines SL can extend in a second direction D2. The plurality of scan lines SL can be arranged in a plurality of rows, and can transmit scan signals to the pixels PX (e.g., each scan line of the plurality of scan lines SL can transmit a scan signal to the pixels PX of a corresponding row), and the plurality of data lines DL can be arranged in a plurality of columns along the second direction D2, and can transmit data signals to the pixels PX (e.g., each data line of the plurality of data lines DL can transmit a data signal to the pixels PX of a corresponding column). Each of the plurality of pixels PX can be connected to at least a corresponding scan line SL of the plurality of scan lines SL and a corresponding data line DL of the plurality of data lines DL. As Figure 3 As shown in FIG. 1, the data lines DL can include a first data line DL1 and a second data line DL2. The first data line DL1 can be a data line connected to the first wiring 200 to be described below. The second data line DL2 can be a data line other than the first data line DL1.

[0063] The first wiring 200 for transmitting an electrical signal applied from the pad area PADA to a signal line connected to the pixel PX can be located in the display area DA. For example, the first wiring 200 can be connected to the first data line DL1, and can transmit a data signal applied from a pad of the pad area PADA to the first data line DL1. The scan lines SL, the data lines DL, the pixels PX, the first wiring 200, and various other electronic components such as transistors and capacitors of the display panel 10 can be located or formed on various layers on the substrate 100, and the first wiring 200 can be located on a different layer from the scan lines SL and the data lines DL of the pixels PX.

[0064] A virtual center line CL is substantially perpendicular to the second direction D2 (e.g., parallel to the first direction D1) and passes through the center of the display panel 10, and portions of the first wiring 200 arranged in left and right directions of the virtual center line CL can be substantially symmetric with respect to each other about the virtual center line CL (e.g., the first wiring 200 can be substantially symmetrically arranged on both sides of the virtual center line CL).

[0065] Each first wiring 200 can include a first portion 200a and a third portion 200c each extending in the first direction D1, and a second portion 200b extending in a second direction D2 crossing the first direction D1. Figure 3Only one of the first wires 200 and its corresponding first, second, and third portions 200a, 200b, and 200c is marked. The second portion 200b can connect the first portion 200a to the third portion 200c. The first, second, and third portions 200a, 200b, and 200c can be integrally formed with each other. The first portion 200a can be positioned close to the virtual center line CL, and the third portion 200c can be positioned close to the first and second corners CN1 and CN2. The first portion 200a can extend from the fourth edge E4 facing the pad area PADA in the first direction D1. The second portion 200b can be bent at (or from) the first portion 200a and can extend in the second direction D2 crossing the first direction D1 toward the first edge E1 or toward the second edge E2. The third portion 200c can be bent at (or from) the second portion 200b and can extend in the first direction D1 toward the fourth edge E4.

[0066] The display area DA can be divided into a plurality of areas according to whether the first wire 200 is located therein. For example, the display area DA can include a first area S1 in which the first wire 200 is located and a second area S2 other than the first area S1. The second area S2 can be an area in which the first wire 200 is not located (for example, the second area S2 can be an area in which the first wire 200 is not present).

[0067] The first area S1 can be divided into a plurality of sub-areas according to the extension direction of the first wire 200. For example, the first area S1 can include a first sub-area SS1 in which the first portion 200a of the first wire 200 is located, a second sub-area SS2 in which the second portion 200b is located, and a third sub-area SS3 in which the third portion 200c is located. The first, second, and third sub-areas SS1, SS2, and SS3 located on the right side of the virtual center line CL and the first, second, and third sub-areas SS1, SS2, and SS3 located on the left side of the virtual center line CL can be substantially symmetrical to each other.

[0068] Reference Figure 3A first portion 200a of each first wiring 200 may be parallel to the second data line DL2 and may be positioned to partially overlap with or be adjacent to the second data line DL2. The first portion 200a of each first wiring 200 may extend in a direction parallel to the second data line DL2 located in one of a plurality of columns (e.g., extending in a first direction D1). A second portion 200b of each first wiring 200 may be parallel to the scan line SL (e.g., extending along a second direction D2) and may be positioned to partially overlap with or be adjacent to the scan line SL. The second portion 200b of each first wiring 200 may extend parallel to the scan line SL located in one of a plurality of rows. A third portion 200c of each first wiring 200 may be parallel to the first data line DL1 (e.g., along a first direction D1) and may be positioned to partially overlap with or be adjacent to the first data line DL1. The third portion 200c of each first wiring 200 may extend parallel to the first data line DL1 located in one of a plurality of columns.

[0069] The columns in which the first portion 200a of each first wiring 200 is located and the columns in which the third portion 200c of each first wiring 200 is located can be separated from each other by at least one column interval (e.g., the distance between two adjacent data lines DL in a data line DL, such as...). Figure 3 (As shown). The first portions 200a of a pair of adjacent first wirings 200 may be separated from each other by at least one column interval. The third portions 200c of a pair of adjacent first wirings 200 may be separated from each other by at least one column interval. The second portions 200b of a pair of adjacent first wirings 200 may be separated from each other by at least one row interval (e.g., as shown). Figure 3 As shown, this represents the distance between two adjacent scan lines SL in the scan line SL.

[0070] like Figure 3 As shown, the second wiring 203 and the third wiring 205 may be further located in the peripheral area PA.

[0071] One end of each first wiring 200 can be connected to the corresponding first data line DL1 in the first data line DL1, and the other end of each first wiring 200 can be connected to the second wiring 203. One end of each second wiring 203 can be connected to the other end of the corresponding first wiring 200 in the first wiring 200, and the other end of each second wiring 203 can be connected to the corresponding pad in the pad area PADA. Figure 3only one of the first data lines DL1, only one of the first wires 200, and only one of the contact portions CNT is labeled, each of the first data lines DL1 is connected to a corresponding one of the first wires 200 at a corresponding one of the contact portions CNT. Figure 3 only one of the first data lines DL1, only one of the first wires 200, and only one of the contact portions CNT is labeled, each of the first data lines DL1 is connected to a corresponding one of the first wires 200 at a corresponding one of the contact portions CNT.

[0072] One end of each of the third wires 205 can be connected to a corresponding one of the second data lines DL2, and the other end of each of the third wires 205 can be connected to a corresponding one of the pads (PADA) of the pad region PADA. Figure 3 only one of the first data lines DL1, only one of the first wires 200, and only one of the contact portions CNT is labeled, each of the first data lines DL1 is connected to a corresponding one of the first wires 200 at a corresponding one of the contact portions CNT. Figure 3 only one of the first data lines DL1, only one of the first wires 200, and only one of the contact portions CNT is labeled, each of the first data lines DL1 is connected to a corresponding one of the first wires 200 at a corresponding one of the contact portions CNT.

[0073] Figure 4A and Figure 4B is an equivalent circuit diagram showing one pixel in a display panel according to an embodiment.

[0074] Referring to Figure 4A The pixel PX includes a pixel circuit PC and an organic light emitting diode OLED as a display element connected to the pixel circuit PC. The pixel circuit PC can include a first transistor T1, a second transistor T2, and a capacitor Cst. Each pixel PX can emit light of, for example, red, green, blue, or white from the organic light emitting diode OLED. The first transistor T1 and the second transistor T2 can include thin film transistors.

[0075] The second transistor T2, which is a switching transistor, can be connected to the scan line SL and the data line DL, and can transfer a data signal input from the data line DL to the first transistor T1 according to a switching voltage input from the scan line SL. The capacitor Cst can be connected to the second transistor T2 and the power voltage line PL, and can store a voltage corresponding to a difference between a voltage corresponding to a data signal received from the second transistor T2 and a first power voltage ELVDD supplied to the power voltage line PL. The power voltage line PL can be spaced apart from the scan line SL or the data line DL to be parallel to the scan line SL or parallel to the data line DL.

[0076] The first transistor T1, which is a driving transistor, can be connected to the power voltage line PL and the capacitor Cst, and can control a driving current flowing from the power voltage line PL to the organic light emitting diode OLED in response to (or according to) a voltage value stored in the capacitor Cst. The organic light emitting diode OLED can include a pixel electrode and a counter electrode, and the counter electrode can receive a second power voltage ELVSS. The organic light emitting diode OLED receives the driving current Ioled from the first transistor T1 and emits light according to the driving current Ioled to display an image (e.g., in conjunction with other pixels PX in the display area).

[0077] In Figure 4A , the pixel circuit PC includes two transistors and one capacitor. In other embodiments, the number of transistors and the number of capacitors can be modified in various suitable ways according to the design of the pixel circuit PC.

[0078] Referring to Figure 4B , each pixel PX includes signal lines (e.g., a first scan line SL1, a second scan line SL2, a third scan line SL3, an emission control line EL, and a data line DL), an initialization voltage line VIL, and a power voltage line PL. In other embodiments, at least one of the signal lines (e.g., the first scan line SL1, the second scan line SL2, the third scan line SL3, the emission control line EL, and the data line DL), the initialization voltage line VIL, and / or the power voltage line PL can be shared by adjacent pixels.

[0079] The signal lines include a first scan line SL1 that conveys a first scan signal GW, a second scan line SL2 that conveys a second scan signal GI, a third scan line SL3 that conveys a third scan signal GB, an emission control line EL that conveys an emission control signal EM, and a data line DL that conveys a data signal DATA. The third scan line SL3 can be a second scan line SL2 of a next row, and the third scan signal GB can be a second scan signal GI of a next row.

[0080] The power supply voltage line PL transmits a first power supply voltage ELVDD to the first transistor T1, and the initialization voltage line VIL transmits an initialization voltage VINT for initializing the gate electrode (gate terminal) of the first transistor T1 and the pixel electrode (anode) of the organic light emitting diode OLED to the pixel PX.

[0081] The first scan line SL1, the second scan line SL2, the third scan line SL3, the light emission control line EL, and the initialization voltage line VIL can extend in the second direction D2 and can be spaced apart from each other in each row (for example, can be arranged along the first direction D1). The data line DL and the power supply voltage line PL can extend in the first direction D1 and can be spaced apart from each other in each column (for example, can be arranged along the second direction D2).

[0082] The pixel circuit PC of the pixel PX can include the first transistor T1, the second transistor T2, the third transistor T3, the fourth transistor T4, the fifth transistor T5, the sixth transistor T6, and the seventh transistor T7, and the capacitor Cst. The first transistor T1, the second transistor T2, the third transistor T3, the fourth transistor T4, the fifth transistor T5, the sixth transistor T6, and the seventh transistor T7 can include thin film transistors.

[0083] The first transistor T1 is connected to the power supply voltage line PL via the fifth transistor T5, and is electrically connected to the organic light emitting diode OLED via the sixth transistor T6. The first transistor T1 serving as a driving transistor receives a data signal DATA according to the switching operation of the second transistor T2, and provides a driving current Ioled to the organic light emitting diode OLED according to the data signal DATA.

[0084] The second transistor T2 is connected to the first scan line SL1 and the data line DL, and is turned on according to a first scan signal GW received through the first scan line SL1, and performs a switching operation of transmitting a data signal DATA transmitted to the data line DL to the node N when the second transistor T2 is turned on.

[0085] The third transistor T3 is connected to the organic light emitting diode OLED via the sixth transistor T6. The third transistor T3 is turned on according to a first scan signal GW received through the first scan line SL1, and diode-connects the first transistor T1 when the third transistor T3 is turned on.

[0086] The fourth transistor T4 is turned on according to a second scan signal GI received through the second scan line SL2, and initializes the gate voltage of the first transistor T1 by transmitting the initialization voltage VINT from the initialization voltage line VIL to the gate electrode of the first transistor T1 when the fourth transistor T4 is turned on.

[0087] The fifth transistor T5 and the sixth transistor T6 are concurrently (e.g., simultaneously) turned on in accordance with a light-emission control signal EM received through the light-emission control line EL, and a current path to which the drive current Ioled can flow from the power supply voltage line PL to the organic light-emitting diode OLED is formed when the fifth transistor T5 and the sixth transistor T6 are turned on.

[0088] The seventh transistor T7 is turned on in accordance with a third scan signal GB received through the third scan line SL3, and the organic light-emitting diode OLED is initialized by transmitting the initialization voltage VINT from the initialization voltage line VIL to the organic light-emitting diode OLED when the seventh transistor T7 is turned on. The seventh transistor T7 can be omitted.

[0089] In Figure 4B , the fourth transistor T4 (e.g., a gate electrode thereof) is connected to the second scan line SL2, and the seventh transistor T7 (e.g., a gate electrode thereof) is connected to the third scan line SL3 as a separate scan line. In other embodiments, the seventh transistor T7 (e.g., a gate electrode thereof) can be connected to the second scan line SL2 together with the fourth transistor T4 (e.g., a gate electrode thereof).

[0090] The capacitor Cst can be connected to the gate electrode of the first transistor Tl and the power supply voltage line PL, and can store and maintain a voltage corresponding to a difference between two voltages, thereby maintaining a voltage applied to the gate electrode of the first transistor Tl.

[0091] The organic light-emitting diode OLED can include a pixel electrode and a counter electrode, and the counter electrode can receive a second power supply voltage ELVSS. The organic light-emitting diode OLED receives the drive current Ioled from the first transistor Tl and emits light in accordance with the drive current Ioled to display an image.

[0092] Figure 5 、 Figure 6 、 Figure 7 and Figure 8 is a plan view illustrating the first wiring and the fourth wiring according to an embodiment. Figure 5 is a plan view illustrating Figure 1 , Figure 6 is a plan view illustrating Figure 1 , Figure 7 and Figure 8 are plan views illustrating Figure 1 ,

[0093] Although in Figure 5 and Figure 6The image shows a first wiring 200 arranged to the right of the virtual center line CL, but the same description can be applied to a first wiring 200 arranged to the left of the virtual center line CL.

[0094] refer to Figure 5 In the first sub-region SS1 and the third sub-region SS3, the first portion 200a and the third portion 200c of the first wiring 200 may extend in the first direction D1, and the first portion 200a and the third portion 200c may include a first branch 211 protruding along the second direction D2. The first branch 211 of the first portion 200a will be described exemplarily, and the same description can be applied to the first branch 211 of the third portion 200c.

[0095] The first branch 211 of the first portion 200a can protrude symmetrically from the first portion 200a around the first wiring 200. That is, the first branch 211 can extend from the first portion 200a of the first wiring 200 along the first direction D1 in two directions along the second direction D2 (e.g., in the left and right directions along the second direction D2, such as...). Figure 5 (As shown in the diagram). Furthermore, in the first sub-region SS1, a pair of first branches 211 protruding from each other from two adjacent first portions 200a can be located on the same line (e.g., extending parallel to the second direction D2 in the same line). To prevent short circuits between the first wirings 200, the end portions of the pair of first branches 211 extending from each other from two adjacent first portions 200a can be spaced apart to form a gap (e.g., a gap exists between the end portions of the pair of branches extending from each other in the same line from adjacent wirings). The end portions of the first branches 211 facing each other may have an inclined shape in the plan view, tilted in the diagonal direction D12 between the first direction D1 and the second direction D2. The direction of inclination of the end portions of the first branches 211 can be tilted at an angle (e.g., a predetermined angle) from the extending direction of the first portions 200a. For example, the end portions of the first branches 211 may have an inclined shape tilted at approximately 45° from the first direction D1. The end surfaces 211S of the first branches 211 facing each other on the same line (e.g., the end surfaces of the first branches 211 extending on the same line facing each other) can be positioned alternately. The gap between the pairs of first branches 211 can be substantially the same in the first direction D1, and the gap between the pairs of first branches 211 can be positioned at an interval (e.g., a predetermined interval, such as a column interval) in the second direction D2.

[0096] refer to Figure 6In the second sub-region SS2, the second portion 200b of the first wiring 200 may extend in the second direction D2 and may include a second branch 221 protruding in the first direction D1. The second branch 221 may protrude from the second portion 200b surrounding the second portion 200b of the first wiring 200. That is, the second branch 221 may extend from the second portion 200b of the first wiring 200 along the second direction D2 in two directions along the first direction D1 (e.g., upward and downward along the first direction D1, such as...). Figure 6 (As shown in the diagram). Furthermore, two adjacent second portions 200b in the second sub-region SS2 can be positioned on the same line (e.g., extending parallel to the first direction D1). To prevent or substantially prevent short circuits between the first wirings 200, the end portions of the pair of second branches 221 extending from the two adjacent second portions 200b towards each other can be spaced apart to form a gap (e.g., a gap exists between the end portions of the pair of branches extending from adjacent wirings along the same line towards each other). The end portions of the second branches 221 facing each other can have an inclined shape in the plan view, tilted in the diagonal direction D12 between the first direction D1 and the second direction D2. The direction of inclination of the end portions of the second branches 221 can be tilted at an angle (e.g., a predetermined angle) from the extending direction of the second portions 200b. For example, the end portions of the second branches 221 can have an inclined shape tilted at approximately 45° from the second direction D2. The end surfaces 221S of the second branches 221 facing each other on the same line can be positioned alternately. The gaps between the pairs of second branches 221 can be positioned substantially the same in the second direction D2, and the gaps between the pairs of second branches 221 can be positioned at an interval (e.g., a predetermined interval, such as a row interval) in the first direction D1.

[0097] refer to Figure 7 In the second region S2, the fourth wiring 250 may be located on the same layer as the first wiring 200. The fourth wiring 250 may comprise the same material as the first wiring 200. The fourth wiring 250 may be spaced apart from and electrically disconnected from the first wiring 200. The fourth wiring 250 may extend in the second direction D2 and may include a third branch 251 protruding in the first direction D1. The third branch 251 may protrude from the fourth wiring 250 around the fourth wiring 250. That is, the third branch 251 may extend from the fourth wiring 250 extending along the second direction D2 along the first direction D1 in two directions (e.g., in the upward and downward directions along the first direction D1, such as...). Figure 7Moreover, a pair of third branches 251 protruding from two adjacent fourth wirings 250 in the second area S2 toward each other can be located on the same line (e.g., extending in parallel to the first direction D1). To prevent a short circuit between the fourth wirings 250, end portions of the pair of third branches 251 extending from the two adjacent fourth wirings 250 toward each other can be spaced apart from each other to form a gap (e.g., there is a gap between the end portions of the pair of branches extending from the adjacent wirings along the same line toward each other). The end portions of the third branches 251 facing each other can have an inclined shape inclined in a diagonal direction D12 between the first direction D1 and the second direction D2 in a plan view. The direction in which the end portions of the third branches 251 are inclined can be inclined by an angle (e.g., a predetermined angle) from the extending direction of the fourth wirings 250. For example, the end portions of the third branches 251 can have an inclined shape inclined by about 45° from the second direction D2. The end surface 251S of the third branches 251 facing each other on the same line can be alternately positioned. The positions of the gaps between the third branches 251 in the second direction D2 can be substantially the same, and the gaps between the third branches 251 can be positioned at an interval (e.g., a predetermined interval) in the first direction D1. The fourth wirings 250 can be connected to each other in the peripheral area PA. That is, the fourth wirings 250 can be integrally formed.

[0098] As Figure 5 , Figure 6 and Figure 7 illustrated, a plurality of conductive patterns can further be located in the same layer (e.g., a portion of the same layer) as the first wirings 200 and the fourth wirings 250. The conductive patterns can include the first patterns 230. Each of the first patterns 230 can function as a shield electrode for blocking or preventing signal interference between the circuit devices located below (e.g., on a lower surface) the first patterns 230 and the circuit devices located above (e.g., on an upper surface) the first patterns 230 in each pixel PX. The first patterns 230 can be electrically connected to the power supply voltage line PL connected to the pixel PX, and can receive the first power supply voltage ELVDD. The conductive patterns can further include the second patterns 240. Each of the second patterns 240 can function as a bridge electrode for connecting the circuit devices located below (e.g., on a lower surface) the second patterns 240 and the circuit devices located above (e.g., on an upper surface) the second patterns 240 in each pixel PX.

[0099] Referring to Figure 5 and Figure 6 , the first patterns 230 and the second patterns 240 of the first area S1 can be located in a first pattern area AA1 defined by (e.g., surrounded or surrounded by) the first wirings 200 and the first branches 211, as Figure 5as shown in FIGS. 1A to 1C, and is defined by (e.g., surrounded or surrounded by) the first wiring 200 and the second branch 221. Figure 6 as shown in FIGS. 1A to 1C. Referring to Figure 7 , the first pattern 230 and the second pattern 240 of the second region S2 can be located in a second pattern region AA2 defined by (e.g., surrounded or surrounded by) the fourth wiring 250 and the third branch 251.

[0100] as shown in FIGS. 1A to 1C. Referring to Figure 5 , Figure 6 and Figure 7 , the first pattern 230 can be physically and electrically separated from the first wiring 200 and the fourth wiring 250. In contrast, as shown in Figure 8 , in some embodiments, each first pattern 230 of the second region S2 can be connected to the third branch 251 of the fourth wiring 250 through a bridge 271. In embodiments, the fourth wiring 250, the first pattern 230, and the bridge 271 located in the second region S2 can be integrally formed. The fourth wiring 250 located in the second region S2 can receive the first power supply voltage ELVDD through the first pattern 230 electrically connected to the power supply voltage line PL.

[0101] In Figure 7 and Figure 8 , the fourth wiring 250 located in the second region S2 extends in the second direction D2 to be spaced apart from each other, and includes the third branch 251 protruding from the fourth wiring 250 in the first direction D1. However, in other embodiments, the fourth wiring 250 can have a mesh structure in which the fourth wirings 250 are connected to each other (e.g., without gaps between the third branches 251, in which the third branches 251 are connected to each other).

[0102] In Figure 5 , Figure 6 , Figure 7 and Figure 8 , the end portions of the first branch 211, the second branch 221, and the third branch 251 have an inclined shape inclined in a diagonal direction D12 between the first direction D1 and the second direction D2 in a plan view. In other embodiments, the end portions of the first branch 211, the second branch 221, and the third branch 251 can have an inclined shape inclined in an anti-diagonal direction D21 between the first direction D1 and the second direction D2.

[0103] Figure 9A is a plan view illustrating a branch including an end portion having an inclined shape according to an embodiment. Figure 9B is a plan view illustrating a branch including a vertical or horizontal end portion according to a comparative example.

[0104] In Figure 9BIn the design, the first branch 211' and the second branch 221' include horizontal or vertical end surfaces in the first direction D1 and the second direction D2. When a user observes the first branch 211' and the second branch 221' at an angle (e.g., at approximately 45° relative to the main surface or plane of the substrate) in four directions (e.g., east direction DE, west direction DW, south direction DS, and north direction DN), the user can only see the light reflected (or scattered) by the end surfaces of the first branch 211' when the user sees the first branch 211' in the south direction DS and the north direction DN, and the user can only see the light reflected (scattered) by the end surfaces of the second branch 221' when the user sees the second branch 221' in the east direction DE and the west direction DW. That is, in the comparative example, because the density of the end surface observed in multiple directions is different, the first region S1 and the second region S2 can be seen distinguishably (e.g., they may appear different to the user), and / or the first sub-region SS1, the second sub-region SS2 and the third sub-region SS3 can be seen distinguishably (e.g., they may appear different to the user), thus causing visual artifacts.

[0105] However, as Figure 9A As shown, when the end portions of the first branch 211 and the second branch 221 of the first wiring 200 have an inclined shape and the user observes the first branch 211 and the second branch 221 at an angle (e.g., approximately 45° relative to the main surface or plane of the substrate) in four directions (i.e., east direction DE, west direction DW, south direction DS, and north direction DN), the user can see light reflected (or scattered) by the end surfaces 211S of the first branch 211 and the second branch 221 in each of the four directions (i.e., east direction DE, west direction DW, south direction DS, and north direction DN). When the user observes the third branch 251 of the fourth wiring 250 in four directions (i.e., east direction DE, west direction DW, south direction DS, and north direction DN), the user can see light reflected (or scattered) by the end surfaces 251S of the third branch 251 in each of the four directions (i.e., east direction DE, west direction DW, south direction DS, and north direction DN). Figure 7 Light that is reflected (or scattered).

[0106] That is, since the end portion of the first branch 211 and the second branch 221 of the first wiring 200 and the end portion of the third branch 251 of the fourth wiring 250 are formed obliquely according to the embodiment, the density of the end surface observed in multiple directions is the same, and the reflection (or scattering) characteristics of light in the first region S1 and the second region S2 are similar to each other (for example, both similarly reflect light), thereby preventing or minimizing that the first region S1 and the second region S2 are seen (or appear to a user) differently according to the incident angle of light, and / or preventing or minimizing that the first sub-region SS1, the second sub-region SS2, and the third sub-region SS3 are seen (or appear to a user) differently according to the incident angle of light.

[0107] Figure 10 and Figure 11 is a partial plan view of a display panel according to an embodiment. Figure 12 is a cross-sectional view of the display panel taken along Figure 10 line I-I’.

[0108] Figure 10 is a plan view showing an arrangement of a first wiring and a pixel electrode according to an embodiment. Figure 11 is a plan view showing an arrangement of a fourth wiring and a pixel electrode according to an embodiment. Figure 12 is a cross-sectional view showing a stacking relationship of some elements included in a pixel located in a display area of a substrate and some wirings connected to the pixel. Figure 12 is a cross-sectional view of Figure 4B a first transistor T1, a sixth transistor T6, a capacitor Cst, and an organic light emitting diode OLED. This will be described below with reference to Figure 10 , Figure 11 and Figure 12 .

[0109] The substrate 100 can be formed of any of various materials such as a glass material, a metal material, or a plastic material. According to one embodiment, the substrate 100 can be a flexible substrate, and can include a polymer resin such as polyether sulfone (PES), polyacrylate, polyetherimide (PEI), polyethylene naphthalate (PEN), polyethylene terephthalate (PET), polyphenylene sulfide (PPS), polyarylate (PAR), polyimide (PI), polycarbonate (PC), or cellulose acetate propionate (CAP). The substrate 100 can have a multi-layer structure including a layer having a polymer resin and an inorganic layer. The buffer layer 110 can be located on (e.g., directly on) the substrate 100.

[0110] The buffer layer 110 can have a single-layer or multi-layer structure formed of an inorganic insulating material such as silicon oxide, silicon nitride, or silicon oxynitride. A barrier layer for preventing external air from permeating can be further provided between the substrate 100 and the buffer layer 110. The buffer layer 110 can be omitted.

[0111] The first transistor T1 and the sixth transistor T6 can be located on (e.g., directly on) the buffer layer 110. The first transistor T1 can include a semiconductor layer Act1, a gate electrode GE1, a source electrode SE1, and a drain electrode DE1. The sixth transistor T6 can include a semiconductor layer Act6, a gate electrode GE6, a source electrode SE6, and a drain electrode DE6.

[0112] The semiconductor layers Act1 and Act6 of the first transistor T1 and the sixth transistor T6 can include amorphous silicon, polysilicon, or an organic semiconductor material. Each of the semiconductor layers Act1 and Act6 can include a source region, a drain region, and a channel region between the source region and the drain region. The first insulating layer 111 can be located on (e.g., directly on) the semiconductor layers Act1 and Act6.

[0113] The gate electrodes GE1 of the first transistor T1 and GE6 of the sixth transistor T6 can have a single-layer or multi-layer structure formed of at least one material such as aluminum (Al), platinum (Pt), palladium (Pd), silver (Ag), magnesium (Mg), gold (Au), nickel (Ni), neodymium (Nd), iridium (Ir), chromium (Cr), lithium (Li), calcium (Ca), molybdenum (Mo), titanium (Ti), tungsten (W), and copper (Cu), in consideration of adhesion to adjacent layers, surface flatness of stacked layers, and processability. The second insulating layer 112 can be located on (e.g., directly on) the gate electrodes GE1 and GE6.

[0114] The source electrodes SE1 and DE1 of the first transistor T1 and the source electrodes SE6 and DE6 of the sixth transistor T6 can have a single-layer or multi-layer structure made of at least one material such as Al, Pt, Pd, Ag, Mg, Au, Ni, Nd, Ir, Cr, Li, Ca, Mo, Ti, W, and Cu. The source electrodes SE1 and SE6 and the drain electrodes DE1 and DE6 can be electrically connected to the source regions and the drain regions of the semiconductor layers Act1 and Act6, respectively, through contact holes formed in the first insulating layer 111, the second insulating layer 112, and the third insulating layer 113. The drain electrode DE1 of the first transistor T1 and the source electrode SE6 of the sixth transistor T6 can be connected to each other.

[0115] The capacitor Cst includes a lower electrode LE and an upper electrode UE overlapping each other, with the second insulating layer 112 located therebetween. The capacitor Cst can overlap the first transistor T1. In this case, the capacitor Cst can be electrically connected to the first transistor T1 through a contact hole formed in the first insulating layer 111.Figure 12 In the middle, the gate electrode GE1 of the first transistor T1 is the lower electrode LE of the capacitor Cst. In other embodiments, the capacitor Cst can not overlap with the first transistor T1, and the lower electrode LE of the capacitor Cst can be an element independent of the gate electrode GE1 of the first transistor T1. The upper electrode UE of the capacitor Cst can have a single-layer or multi-layer structure formed of at least one material among Al, Pt, Pd, Ag, Mg, Au, Ni, Nd, Ir, Cr, Li, Ca, Mo, Ti, W, and Cu. The capacitor Cst can be covered by the third insulating layer 113.

[0116] Each of the first insulating layer 111, the second insulating layer 112, and the third insulating layer 113 can be an inorganic insulating layer including an inorganic material such as silicon oxide, silicon nitride, and / or silicon oxynitride.

[0117] Various conductive layers can be further located on (e.g., directly on) the third insulating layer 113. For example, the data lines DL and the power voltage lines PL can be located on (e.g., directly on) the third insulating layer 113, i.e., on the same layer as the source electrodes SE1 and SE6 and the drain electrodes DE1 and DE6. Each of the data lines DL and the power voltage lines PL can include Mo, Al, Cu, or Ti, and can have a single-layer or multi-layer structure. In an embodiment, each of the data lines DL and the power voltage lines PL can have a multi-layer structure formed of Ti / Al / Ti.

[0118] The fourth insulating layer 114 can be located on (e.g., directly on) the data lines DL and the power voltage lines PL.

[0119] The first wiring 200 and the fourth wiring 250 can be located on (e.g., directly on) the fourth insulating layer 114. Each of the first wiring 200 and the fourth wiring 250 can have a single-layer or multi-layer structure including at least one of Mo, Al, Cu, Ti, and an alloy thereof. In an embodiment, each of the first wiring 200 and the fourth wiring 250 can have a multi-layer structure formed of Ti / Al / Ti. Each of the first wiring 200 and the fourth wiring 250 can at least partially overlap with the power voltage lines PL. The first pattern 230 and the second pattern 240 can also be located on (e.g., directly on) the fourth insulating layer 114. The first pattern 230 and the second pattern 240 can include the same material as that of the first wiring 200 and the fourth wiring 250. The second pattern 240 can function as a connection member for electrically connecting the sixth transistor T6 to the organic light emitting diode OLED.

[0120] The fifth insulating layer 115 can be located on (e.g., directly on) the first wire 200, the fourth wire 250, the first pattern 230, and the second pattern 240.

[0121] Each of the fourth insulating layer 114 and the fifth insulating layer 115, which are planarization insulating layers, can be an organic insulating layer. Each of the fourth insulating layer 114 and the fifth insulating layer 115 can include an organic insulating material, such as a general-purpose polymer (e.g., polymethyl methacrylate (PMMA) or polystyrene (PS)), a polymer derivative having a phenol-based group, an acrylic polymer, an imide-based polymer, an aryl ether-based polymer, an amide-based polymer, a fluorinated polymer, a parylene-based polymer, a vinyl alcohol-based polymer, or a mixture thereof. In an embodiment, each of the fourth insulating layer 114 and the fifth insulating layer 115 can include polyimide (PI).

[0122] An organic light emitting diode OLED, which is a display element, can be located on (e.g., directly on) the fifth insulating layer 115. The organic light emitting diode OLED can include a pixel electrode PE, an intermediate layer EL, a counter electrode CE.

[0123] The pixel electrode PE can be located on (e.g., directly on) the fifth insulating layer 115 and can include a conductive oxide such as indium tin oxide (ITO), indium zinc oxide (IZO), zinc oxide (ZnO), indium oxide (In2O3), indium gallium oxide (IGO), or aluminum zinc oxide (AZO). In other embodiments, the pixel electrode PE can include a reflective film including Ag, Mg, Al, Pt, Pd, Au, Ni, Nd, Ir, Cr, or a compound thereof. In other embodiments, the pixel electrode PE can further include a film formed of ITO, IZO, ZnO, or In2O3 above / below the reflective film. The pixel electrode PE can be electrically connected to the source electrode SE or the drain electrode DE of the sixth transistor T6 through the second pattern 240 located on (e.g., directly on) the fourth insulating layer 114.

[0124] The shielding member 150 can be further located on (e.g., directly on) the fifth insulating layer 115. The shielding member 150 can extend along (e.g., adjacent to or beside) a portion of an edge of the pixel electrode PE in the second direction D2 so as not to overlap the pixel electrode PE in a plan view (see, e.g., FIG. 1B). Figure 11 and Figure 12), and can be located in each row (e.g., each row can have a corresponding shield member 150). The shield members 150 can extend in a linear or zigzag manner in the second direction D2 according to the arrangement of the pixel electrodes PE of the same row. The shield members 150 can include a metal that blocks light. For example, the shield members 150 can include Mo, Al, Cu, or Ti, and can have a single-layer or multi-layer structure including the above-described materials. In an embodiment, the shield members 150 can have a multi-layer structure formed of Ti / Al / Ti. The shield members 150 can include the same material as that of the pixel electrodes PE. The shield members 150 can be spaced apart from each other, and can be independently provided for each row. The shield members 150 can be floating (e.g., electrically floating), or can be electrically connected to a constant voltage wiring (e.g., a power voltage line or an initialization voltage line) to receive a constant voltage.

[0125] The sixth insulating layer 116 can be located on the fifth insulating layer 115. The sixth insulating layer 116 can function as a pixel defining film by having openings OP corresponding to each pixel and through which a portion of the pixel electrode PE is exposed. The sixth insulating layer 116 can include an organic material such as acrylic, benzocyclobutene (BCB), PI, or hexamethyldisiloxane (HMDSO). Alternatively, the sixth insulating layer 116 can include the above-described inorganic material. The openings OP of the sixth insulating layer 116 or the portion of the pixel electrode PE exposed by the openings OP of the sixth insulating layer 116 are defined as the light emitting area EA. The light emitting layer EL can be located in the light emitting area EA. The sizes of the light emitting area EA1 of the first pixel, the light emitting area EA2 of the second pixel, and the light emitting area EA3 of the third pixel can be different from each other. The columns in which the first light emitting area EA1 and the third light emitting area EA3 are alternately and repeatedly formed in the first direction D1 (e.g., along the first direction D1) and the column in which the second light emitting area EA2 is repeatedly formed are repeatedly formed in the second direction D2 (e.g., along the second direction D2). That is, the first light emitting area EA1, the second light emitting area EA2, the third light emitting area EA3, and the second light emitting area EA2 are repeatedly formed in the second direction D2 (e.g., along the second direction D2).

[0126] The non-light emitting area NEA located outside the light emitting area EA of each pixel can surround the light emitting area EA of the pixel. That is, the display area DA can include a plurality of light emitting areas EA and non-light emitting areas NEA surrounding the light emitting areas EA, and the peripheral area PA can include a non-light emitting area.

[0127] The light emitting layer EL can be located on the pixel electrode PE exposed through the opening OP of the sixth insulating layer 116. The light emitting layer EL can include a high molecular weight organic material or a low molecular weight organic material that emits light of a color (e.g., a predetermined color). The light emitting layer EL can be a red light emitting layer, a green light emitting layer, or a blue light emitting layer. Alternatively, the light emitting layer EL can have a multi-layer structure in which a red light emitting layer, a green light emitting layer, and a blue light emitting layer are stacked to emit white light, or can have a single layer structure including a red light emitting material, a green light emitting material, and a blue light emitting material. In an embodiment, the first functional layer FL1 can be further located below the light emitting layer EL, and / or the second functional layer FL2 can be further located above the light emitting layer EL. The first functional layer FL1 and / or the second functional layer FL2 can include a layer integrally formed on the plurality of pixel electrodes PE, or can include a layer patterned to correspond to the plurality of pixel electrodes PE, respectively.

[0128] The first functional layer FL1 can have a single layer or a multi-layer structure. For example, when the first functional layer FL1 is formed of a high molecular weight material, the first functional layer FL1, which is a hole transport layer (HTL) having a single layer structure, can be formed of poly(3,4)-ethylenedioxythiophene (poly(3,4-ethylenedioxythiophene) (PEDOT)) or polyaniline (PANI). When the first functional layer FL1 is formed of a low molecular weight material, the first functional layer FL1 can include a hole injection layer (HIL) and an HTL.

[0129] The second functional layer FL2 can be omitted. For example, when each of the first functional layer FL1 and the light emitting layer EL is formed of a high molecular weight material, it is preferable that the second functional layer FL2 is formed to improve the characteristics of the organic light emitting diode OLED. The second functional layer FL2 can have a single layer or a multi-layer structure. The second functional layer FL2 can include an electron transport layer (ETL) and / or an electron injection layer (EIL).

[0130] The counter electrode CE faces the pixel electrode PE, and the light emitting layer EL is located therebetween. In other words, the counter electrode CE and the pixel electrode PE are located on opposite sides of the light emitting layer EL. The counter electrode CE can be formed of a conductive material having a low work function. For example, the counter electrode CE can include a transparent layer or a semi-transparent layer having Ag, Mg, Al, Pt, Pd, Au, Ni, Nd, Ir, Cr, Li, Ca, or an alloy thereof. Alternatively, the counter electrode CE can further include a layer formed of ITO, IZO, ZnO, or In2O3 disposed on a transparent or semi-transparent layer including the above-described material. The counter electrode CE can be located on the light emitting layer EL and the sixth insulating layer 116. The counter electrode CE can be a common electrode integrally formed with the plurality of organic light emitting diodes OLED in the display area DA and facing the plurality of pixel electrodes PE.

[0131] The encapsulation layer 300 can be located on the organic light emitting diode OLED. The encapsulation layer 300 can include at least one inorganic encapsulation layer including an inorganic material and at least one organic encapsulation layer including an organic material. In some embodiments, the encapsulation layer 300 can include a stack of one or more organic layers and one or more inorganic layers. The thickness of the organic encapsulation layer can be greater than the thickness of the inorganic encapsulation layer. In some embodiments, the encapsulation layer 300 can have a structure in which a first inorganic encapsulation layer, an organic encapsulation layer, and a second inorganic encapsulation layer are stacked. The inorganic material of the first inorganic encapsulation layer and the inorganic material of the second inorganic encapsulation layer can be the same as or different from each other. The first inorganic encapsulation layer can have a two-layer structure including different inorganic materials. A cover layer covering the counter electrode CE can be further located between the counter electrode CE of the organic light emitting diode OLED and the encapsulation layer 300. In other embodiments, an encapsulation substrate can be located on the organic light emitting diode OLED to face the substrate 100 and can be adhered to the substrate 100 outside the display area DA by using a sealing member such as a sealant or a frit.

[0132] Figure 13 is a cross-sectional view of a display device according to an embodiment. Figure 14 and Figure 15 are a cross-sectional view and a plan view, respectively, illustrating an input sensing layer on a display panel according to an embodiment. Figure 16A 、 16B , 16C, and 16D are plan views of an input sensing layer according to layers.

[0133] Referring to Figure 13 , a display device according to an embodiment can include a substrate 100, a circuit layer CIL located on the substrate 100, a display layer DPL, an encapsulation layer 300, and an input sensing layer 400.

[0134] The circuit layer CIL can include a plurality of insulating layers, a plurality of conductive layers, and a semiconductor layer. The plurality of conductive layers can constitute a pixel circuit PC of a pixel PX and / or a signal line. The display layer DPL can include a plurality of OLEDs. The encapsulation layer 300 can cover a display area DA and can extend to outside of the display area DA.

[0135] The input sensing layer 400 can be located on the encapsulation layer 300. As shown in Figure 14 , the input sensing layer 400 can include a first conductive layer CML1 and a second conductive layer CML2 located above the encapsulation layer 300. A lower insulating layer LIL can be located between the first conductive layer CML1 and the encapsulation layer 300, an intermediate insulating layer MIL can be located between the first conductive layer CML1 and the second conductive layer CML2, and an upper insulating layer HIL can be located on the second conductive layer CML2.

[0136] The first conductive layer CML1 and the second conductive layer CML2 each include a metal. For example, each of the first conductive layer CML1 and the second conductive layer CML2 can include Mo, Al, Cu, or Ti, and can have a single layer or a multi-layer structure including the above-described material. In an embodiment, each of the first conductive layer CML1 and the second conductive layer CML2 can have a multi-layer structure formed of Ti / Al / Ti.

[0137] In an embodiment, each of the lower insulating layer LIL and the middle insulating layer MIL can be an inorganic insulating layer formed of silicon nitride, and the upper insulating layer HIL can include an organic insulating layer. Although the lower insulating layer LIL is located between the encapsulation layer 300 and the first conductive layer CML1 in the embodiment, Figure 14 In other embodiments, the lower insulating layer LIL can be omitted, and the first conductive layer CML1 can be directly located on the encapsulation layer 300 of the display panel 10. In other embodiments, each of the lower insulating layer LIL and the middle insulating layer MIL can include an organic insulating layer.

[0138] Referring to FIG. 4, Figure 15 The input sensing layer 400 can have a shape corresponding to the display panel 10. The input sensing layer 400 can include a display area DA and a peripheral area PA corresponding to the display area DA and the peripheral area PA of the display panel 10. The input sensing layer 400 can include a first sensing electrode 410, first signal lines 415-1, 415-2, 415-3, and 415-4 connected to the first sensing electrode 410, a second sensing electrode 420, and second signal lines 425-1, 425-2, 425-3, 425-4, and 425-5 connected to the second sensing electrode 420. The input sensing layer 400 can sense an external input by using a mutual cap method and / or a self-cap method.

[0139] The first sensing electrodes 410 can be arranged (or extend in) the first direction D1 and spaced apart from each other along the second direction D2, and the second sensing electrodes 420 can be arranged (or extend in) the second direction D2 and spaced apart from each other along the first direction D1. The first sensing electrodes 410 arranged in the first direction D1 can be connected to each other by the first connection electrodes 411 between adjacent first sensing electrodes 410, and can form first sensing lines 410C1, 410C2, 410C3, and 410C4. The second sensing electrodes 420 arranged in the second direction D2 can be connected to each other by the second connection electrodes 421 between adjacent second sensing electrodes 420, and can form second sensing lines 420R1, 420R2, 420R3, 420R4, and 420R5. The first sensing lines 410C1, 410C2, 410C3, and 410C4 and the second sensing lines 420R1, 420R2, 420R3, 420R4, and 420R5 can cross each other. For example, the first sensing lines 410C1, 410C2, 410C3, and 410C4 and the second sensing lines 420R1, 420R2, 420R3, 420R4, and 420R5 can be perpendicular to each other.

[0140] The first sensing lines 410C1, 410C2, 410C3, and 410C4 and the second sensing lines 420R1, 420R2, 420R3, 420R4, and 420R5 can be located in the display area DA and can be connected to the sensing signal pad 440 through the first signal lines 415-1, 415-2, 415-3, and 415-4 and the second signal lines 425-1, 425-2, 425-3, 425-4, and 425-5 formed in the peripheral area PA. The first sensing lines 410C1, 410C2, 410C3, and 410C4 can be connected to the first signal lines 415-1, 415-2, 415-3, and 415-4, respectively, and the second sensing lines 420R1, 420R2, 420R3, 420R4, and 420R5 can be connected to the second signal lines 425-1, 425-2, 425-3, 425-4, and 425-5, respectively. In Figure 15 In the embodiment, four first sensing lines 410C1, 410C2, 410C3, and 410C4 and five second sensing lines 420R1, 420R2, 420R3, 420R4, and 420R5 are exemplarily illustrated.

[0141] As shown in the embodiment, Figure 16A As shown in the embodiment, Figure 16CAs shown, the second conductive layer CML2 may include a first sensing electrode 410, a first connecting electrode 411, and a second sensing electrode 420. The first sensing electrodes 410 can be connected to each other via the first connecting electrode 411, which is formed on the same layer as the first sensing electrodes 410. The second sensing electrodes 420 can be connected to each other via second connecting electrodes 421, which are formed on different layers than the second sensing electrodes 420. The second connecting electrodes 421 electrically connecting adjacent second sensing electrodes 420 can be connected to adjacent second sensing electrodes 420 via contact holes CH formed in the intermediate insulating layer MIL, as shown. Figure 14 and Figure 16B As shown in the image.

[0142] Each of the first sensing electrode 410 and the second sensing electrode 420 may have a generally rhomboid shape. Figure 16D It is shown Figure 16C A magnified plan view of region E.

[0143] like Figure 16D As shown, the first sensing electrode 410 may include grid lines 410L with a mesh structure including a plurality of holes 410H. Each hole 410H may overlap (e.g., be aligned with) the light-emitting region EA of the corresponding pixel PX. Similarly, the second sensing electrode 420 may include grid lines 420L with a mesh structure including a plurality of holes 420H. Each hole 420H may overlap (e.g., be aligned with) the light-emitting region EA of the corresponding pixel PX. The light-emitting region EA may have various sizes. The sizes of the light-emitting region EA1 of the first pixel, the light-emitting region EA2 of the second pixel, and the light-emitting region EA3 of the third pixel may be different from each other. For example, the sizes of the light-emitting regions emitting red light, green light, and blue light may be different from each other. Figure 16D In this embodiment, holes 410H and 420H are the same size. In other embodiments, the sizes of holes 410H and 420H overlapping the light-emitting region EA can vary depending on the size of the light-emitting region EA (e.g., the size of the holes corresponds to the size of the light-emitting region EA of the corresponding pixel PX). The grid lines 410L of the first sensing electrode 410 and 420L of the second sensing electrode 420 can be located in the non-light-emitting region NEA surrounding the light-emitting region EA. The linewidths of the grid lines 410L and 420L can be several micrometers. Figure 16D As shown, the display area DA may include multiple light-emitting areas EA and non-light-emitting areas NEA, and the peripheral area PA may include non-light-emitting areas NEA.

[0144] Figure 17 This is a plan view showing the sensing electrode and the first wiring according to an embodiment, and Figure 18 This is a plan view showing the sensing electrode and the fourth wiring according to an embodiment.Figure 19A FIG. 4 is a partial enlarged plan view of a portion F of FIG. 3, showing a sensing electrode and a first wire, and Figure 19B FIG. 5 is a partial enlarged plan view of a portion G of FIG. 3, showing a sensing electrode and a fourth wire. Figure 17 FIG. 6 is a cross-sectional view showing a stacked relationship of a sensing electrode and a first wire according to an embodiment. Figure 20 FIG. 7 is a cross-sectional view showing a stacked relationship of a sensing electrode and a fourth wire according to an embodiment. Figure 17 FIG. 8 is a partial enlarged plan view of a portion H of FIG. 3, showing a sensing electrode and a first wire, and Figure 1 FIG. 9 is a partial enlarged plan view of a portion I of FIG. 3, showing a sensing electrode and a fourth wire. Figure 18 FIG. 10 is a partial enlarged plan view of a portion J of FIG. 3, showing a sensing electrode and a first wire, and Figure 1 FIG. 11 is a partial enlarged plan view of a portion K of FIG. 3, showing a sensing electrode and a fourth wire. FIG. 12 is a partial enlarged plan view of a portion L of FIG. 3, showing a sensing electrode and a first wire, and

[0145] FIG. 13 is a partial enlarged plan view of a portion M of FIG. 3, showing a sensing electrode and a fourth wire. Figure 17 FIG. 14 is a partial enlarged plan view of a portion N of FIG. 3, showing a sensing electrode and a first wire, and Figure 19A FIG. 15 is a partial enlarged plan view of a portion O of FIG. 3, showing a sensing electrode and a fourth wire. Figure 19B FIG. 16 is a partial enlarged plan view of a portion P of FIG. 3, showing a sensing electrode and a first wire, and With reference to FIGS. 14 to 16, the mesh lines 410L and 420L of the first and second sensing electrodes 410 and 420 can include a portion extending in a diagonal direction D12 and a portion extending in an anti-diagonal direction D21 crossing the diagonal direction D12. The mesh lines 410L and 420L of the first and second sensing electrodes 410 and 420 can overlap the gaps between the first branches 211 of the first wire 200 and the gaps between the second branches 221 of the first wire 200. The end portions of the first and second branches 211 and 221 can have an inclined shape inclined in one direction (e.g., a predetermined direction), and the direction in which the end portions of the first and second branches 211 and 221 are inclined can vary according to the extension direction of the mesh lines 410L and 420L. The end portions of the first and second branches 211 and 221 overlapping the mesh lines 410L and 420L whose extension direction is the diagonal direction D12 can have an inclined shape inclined in the diagonal direction D12. The end portions of the first and second branches 211 and 221 overlapping the mesh lines 410L and 420L whose extension direction is the anti-diagonal direction D21 can have an inclined shape inclined in the anti-diagonal direction D21. The width W1 of each of the mesh lines 410L and 420L can be greater than the width W2 of the gap. The end portions can be inclined by about 45° from the extension direction of the first wire 200, i.e., the first direction D1 as the extension direction of the first and third portions 200a and 200c of the first wire 200 or the second direction D2 as the extension direction of the second portion 200b of the first wire 200.

[0146] ​​​​​​​​​​​​The directions in which the end portions of the first branches 211 protruding in both directions from the first and third portions 200a and 200c of the first wiring 200 are inclined can be different (or can be the same in some embodiments). For example, the directions in which the end portions of the first branches 211 protruding rightward from the first and third portions 200a and 200c of the first wiring 200 are inclined can be diagonal directions D12, and the directions in which the end portions of the first branches 211 protruding leftward from the first and third portions 200a and 200c of the first wiring 200 are inclined can be anti-diagonal directions D21. The lengths of the first branches 211 protruding rightward from the first and third portions 200a and 200c can be substantially the same, and the lengths of the first branches 211 protruding leftward from the first and third portions 200a and 200c can be substantially the same. The lengths of the first branches 211 protruding rightward from the first and third portions 200a and 200c and the lengths of the first branches 211 protruding leftward from the first and third portions 200a and 200c can be different. The positions of the gaps between the first branches 211 in the first direction D1 can be substantially the same, and the gaps between the first branches 211 in the second direction D2 can be positioned at an interval (e.g., a predetermined interval DS1).

[0147] The directions in which the end portions of the second branches 221 protruding in both directions from the second portion 200b of the first wiring 200 are inclined can be different. For example, the directions in which the end portions of the second branches 221 protruding upward and downward from the second portion 200b of the first wiring 200 are inclined in the second direction D2 can alternately be diagonal directions D12 and anti-diagonal directions D21. The lengths of the second branches 221 protruding upward from the second portion 200b and the lengths of the second branches 221 protruding downward from the second portion 200b can be different. The gaps between the second branches 221 in the second direction D2 can be formed in a zigzag pattern, and the gaps between the second branches 221 in the first direction D1 can be positioned at an interval (e.g., a predetermined interval DS2).

[0148] As Figure 18As illustrated in FIG. 10, the mesh lines 410L of the first sensing electrode 410 and the mesh lines 420L of the second sensing electrode 420 can overlap with gaps between the third branches 251 of the fourth wiring 250. The end portions of the third branches 251 can have inclined shapes, and the directions in which the end portions of the third branches 251 are inclined can vary according to the extension directions of the mesh lines 410L and 420L. The end portions of the third branches 251 that overlap with the mesh lines 410L and 420L whose extension directions are the diagonal direction D12 can have inclined shapes that are inclined in the diagonal direction D12. The end portions of the third branches 251 that overlap with the mesh lines 410L and 420L whose extension directions are the counter diagonal direction D21 can have inclined shapes that are inclined in the counter diagonal direction D21. The width of each of the mesh lines 410L and 420L can be greater than the width of the gap. The end portions can be inclined by about 45° from the second direction D2 that is the extension direction of the fourth wiring 250.

[0149] As Figure 19B As illustrated in FIG. 10, the mesh lines 410L of the first sensing electrode 410 and the mesh lines 420L of the second sensing electrode 420 can overlap with gaps between the third branches 251 of the fourth wiring 250. The end portions of the third branches 251 can have inclined shapes, and the directions in which the end portions of the third branches 251 are inclined can vary according to the extension directions of the mesh lines 410L and 420L. The end portions of the third branches 251 that overlap with the mesh lines 410L and 420L whose extension directions are the diagonal direction D12 can have inclined shapes that are inclined in the diagonal direction D12. The end portions of the third branches 251 that overlap with the mesh lines 410L and 420L whose extension directions are the counter diagonal direction D21 can have inclined shapes that are inclined in the counter diagonal direction D21. The width of each of the mesh lines 410L and 420L can be greater than the width of the gap. The end portions can be inclined by about 45° from the second direction D2 that is the extension direction of the fourth wiring 250.

[0150] As Figure 20 As illustrated in FIG. 10, the mesh lines 410L of the first sensing electrode 410 and the mesh lines 420L of the second sensing electrode 420 can overlap with gaps between the third branches 251 of the fourth wiring 250. The end portions of the third branches 251 can have inclined shapes, and the directions in which the end portions of the third branches 251 are inclined can vary according to the extension directions of the mesh lines 410L and 420L. The end portions of the third branches 251 that overlap with the mesh lines 410L and 420L whose extension directions are the diagonal direction D12 can have inclined shapes that are inclined in the diagonal direction D12. The end portions of the third branches 251 that overlap with the mesh lines 410L and 420L whose extension directions are the counter diagonal direction D21 can have inclined shapes that are inclined in the counter diagonal direction D21. The width of each of the mesh lines 410L and 420L can be greater than the width of the gap. The end portions can be inclined by about 45° from the second direction D2 that is the extension direction of the fourth wiring 250.

[0151] As shown in Figure 17 and Figure 18 , the first light emitting region EA1, the second light emitting region EA2, the third light emitting region EA3, and the second light emitting region EA2 are repeatedly formed in the display region DA in the second direction D2. That is, the first pixel, the second pixel, the third pixel, and the second pixel (for example, a red pixel, a green pixel, a blue pixel, and a green pixel) are repeatedly formed in the display region DA in the second direction D2. As shown in Figure 19A and Figure 19B , the densities of the end surfaces of the branches observed in different directions in a region where four consecutive pixels are located can be the same.

[0152] Further, although the directions in which the end portions of the first to third branches 211, 221, and 251 are inclined are different in the embodiment, because the inclined directions or positions of the branches have periodicity in the first direction D1 and / or the second direction D2, a user who observes the display device can not see a particular pattern in a particular region.

[0153] Figure 21 , Figure 22 and Figure 23 are views showing the first wiring and the fourth wiring according to other embodiments.

[0154] As shown in Figure 21 , the end portions 211P of the first branches 211 that protrude in two directions from the first portion 200a and the third portion 200c of the first wiring 200 can protrude in the oblique direction of the diagonal direction D12 or the anti-diagonal direction D21. The directions in which the end portions 211P of the first branches 211 that face each other in the same line protrude can be opposite. The end surfaces of the end portions 211P of the first branches 211 that face each other in the same line can face each other.

[0155] As shown in Figure 22 , the end portions 221P of the second branches 221 that protrude in two directions from the second portion 200b of the first wiring 200 can protrude in the oblique direction of the diagonal direction D12 or the anti-diagonal direction D21. The directions in which the end portions 221P of the second branches 221 that face each other in the same line protrude can be opposite. The end surfaces of the end portions 221P of the second branches 221 that face each other in the same line can face each other.

[0156] As shown in Figure 23As shown in FIG. 10, the end portion 251P of the third branch 251 protruding in two directions from the fourth wiring 250 can protrude in an oblique direction of the diagonal direction D12 or the anti-diagonal direction D21. The directions in which the end portions 251P of the third branch 251 facing each other in the same line protrude can be opposite. The end surfaces of the end portions 251P of the third branch 251 facing each other in the same line can face each other.

[0157] According to embodiments of the disclosure, because the end portions of the first branch 211 and the second branch 221 of the first wiring 200 located in the first region S1 and the end portion of the third branch 251 of the fourth wiring 250 located in the second region S2 are obliquely formed, the reflection characteristics of light are similar to each other, and the density of the end surfaces seen is the same regardless of the direction in which a user observes or views the display device, thereby preventing or substantially preventing the regions from being seen discriminately (e.g., preventing or substantially preventing different regions from appearing different).

[0158] According to embodiments of the disclosure, because the connection wiring for transmitting a data signal to a data line is located in a display region, a dead zone of the display device can be reduced. In addition, because the reflection characteristics are the same or similar on the display region, it is possible to prevent the region in which the connection wiring is located from being seen discriminately. However, the scope of the disclosure is not limited by the effect.

[0159] It is to be understood that the embodiments described herein are to be considered in a descriptive sense only and not for purposes of limitation. Descriptions of features or aspects within each embodiment should typically be considered as being applicable to other similar features or aspects in other embodiments. While one or more embodiments have been described with reference to the attached drawings, it will be evident for those skilled in the art that various changes in form and details can be made therein without departing from the spirit and scope of the disclosure as defined by the following claims and their equivalents.

Claims

1. A display device comprising: a plurality of data lines positioned in a display region; a plurality of display elements positioned in the display region and connected to the plurality of data lines; and a plurality of wirings positioned in the display region and connected to the plurality of data lines, the plurality of wirings configured to transmit a data signal from a driver circuit to the plurality of data lines, the driver circuit positioned in a peripheral region outside the display region, each wiring of the plurality of wirings includes a plurality of branches that protrude from the respective wiring of the plurality of wirings in a direction perpendicular to an extension direction of the respective wiring of the plurality of wirings, and an end portion of each branch of the plurality of branches has a tilted shape that is tilted from the extension direction of the respective wiring of the plurality of wirings in a plan view. end portions of the plurality of branches are tilted in the same direction.

2. The display device according to claim 1, wherein end portions of the plurality of branches include a plurality of first end portions tilted in a first tilt direction and a plurality of second end portions tilted in a second tilt direction different from the first tilt direction, and 3. The display device according to claim 1, wherein wherein a position of the plurality of first end portions tilted in the first tilt direction and a position of the plurality of second end portions tilted in the second tilt direction have periodicity. the plurality of wirings extend in directions parallel to each other and are spaced apart from each other, and 4. The display device according to claim 1, wherein wherein end portions of a pair of branches of the plurality of branches that extend on the same line and protrude from two adjacent wirings of the plurality of wirings toward each other are spaced apart from each other.

5. The display device according to claim 1, further comprising a plurality of sensing electrodes positioned on the plurality of wirings. each sensing electrode of the plurality of sensing electrodes includes a mesh line, and 6. The display device of claim 5, wherein, wherein the mesh line overlaps with end portions of the plurality of branches of the plurality of wirings, wherein the plurality of branches include a plurality of pairs of branches, each pair of branches including two branches that extend on the same line and protrude from two adjacent wirings toward each other, end portions of the two branches facing each other and being spaced apart from each other. a width of the mesh line is greater than a width of a gap between end portions of the plurality of pairs of branches that overlap with the mesh line.

7. The display device of claim 6, wherein, an extension direction of the mesh line and a direction in which the end portions of the plurality of branches that overlap with the mesh line are tilted are the same.

8. The display device of claim 6, wherein, the plurality of wirings are positioned in a different layer from the plurality of data lines.

9. The display device according to claim 1, wherein the plurality of wirings include:

10. The display device according to claim 1, wherein a first portion and a third portion extending in an extension direction of the plurality of data lines; and a second portion extending in a direction intersecting the extension direction of the plurality of data lines, the second portion positioned between the first portion and the third portion. each wiring of the plurality of wirings includes a first branch protruding from the first portion and the third portion and a second branch protruding from the second portion.

11. The display device of claim 10, wherein, a connection line positioned in the peripheral region outside the display region and configured to connect the plurality of wirings to the driver circuit positioned in the peripheral region.

12. The display device of claim 1, further comprising:

13. A display device comprising: a plurality of data lines positioned in a display region; a plurality of display elements positioned in the display region and connected to the plurality of data lines; and a plurality of wirings positioned in the display region and connected to the plurality of data lines, the plurality of wirings configured to transmit a data signal from a driver circuit to the plurality of data lines, the driver circuit positioned in a peripheral region outside the display region, each wiring of the plurality of wirings includes a plurality of branches that protrude from the respective wiring of the plurality of wirings in a direction perpendicular to an extension direction of the respective wiring of the plurality of wirings, and an end portion of each branch of the plurality of branches has a tilted shape that is tilted from the extension direction of the respective wiring of the plurality of wirings in a plan view. end portions of the plurality of branches are tilted in the same direction. end portions of the plurality of branches include a plurality of first end portions tilted in a first tilt direction and a plurality of second end portions tilted in a second tilt direction different from the first tilt direction, and wherein a position of the plurality of first end portions tilted in the first tilt direction and a position of the plurality of second end portions tilted in the second tilt direction have periodicity. the plurality of wirings extend in directions parallel to each other and are spaced apart from each other, and wherein end portions of a pair of branches of the plurality of branches that extend on the same line and protrude from two adjacent wirings of the plurality of wirings toward each other are spaced apart from each other.

5. The display device according to claim 1, further comprising a plurality of sensing electrodes positioned on the plurality of wirings. each sensing electrode of the plurality of sensing electrodes includes a mesh line, and wherein the mesh line overlaps with end portions of the plurality of branches of the plurality of wirings, wherein the plurality of branches include a plurality of pairs of branches, each pair of branches including two branches that extend on the same line and protrude from two adjacent wirings toward each other, end portions of the two branches facing each other and being spaced apart from each other. a width of the mesh line is greater than a width of a gap between end portions of the plurality of pairs of branches that overlap with the mesh line. an extension direction of the mesh line and a direction in which the end portions of the plurality of branches that overlap with the mesh line are tilted are the same. the plurality of wirings are positioned in a different layer from the plurality of data lines. the plurality of wirings include: a first portion and a third portion extending in an extension direction of the plurality of data lines; and a second portion extending in a direction intersecting the extension direction of the plurality of data lines, the second portion positioned between the first portion and the third portion. each wiring of the plurality of wirings includes a first branch protruding from the first portion and the third portion and a second branch protruding from the second portion. a connection line positioned in the peripheral region outside the display region and configured to connect the plurality of wirings to the driver circuit positioned in the peripheral region. a plurality of wirings located in the display region and connected to the plurality of data lines; and a sensing electrode located on the plurality of wirings, each of the plurality of wirings includes a plurality of branches that protrude from the respective wiring of the plurality of wirings in a direction perpendicular to an extension direction of the respective wiring of the plurality of wirings, the plurality of branches includes pairs of branches, each pair of branches includes two branches that extend on the same line and protrude from two adjacent wirings toward each other, and the sensing electrode overlaps with a plurality of end portions of the plurality of branches of the plurality of wirings, the end portions of the two branches in each pair of branches face each other and are spaced apart from each other.

14. The display device of claim 13, wherein, The end portion of each of the plurality of branches has an inclined shape that is inclined from the extension direction of the respective wiring of the plurality of wirings in a plan view.

15. The display device of claim 13, wherein, The sensing electrode includes a mesh line, and wherein the mesh line overlaps with the end portions of the branches of the plurality of wirings.

16. The display device of claim 15, wherein, A width of the mesh line is greater than a width of a gap between the end portions of the pairs of branches that overlap with the mesh line.

17. The display device of claim 15, wherein, An extension direction of the mesh line is the same as a direction in which the end portions of the plurality of branches that overlap with the mesh line are inclined.

18. The display device of claim 15, wherein, The mesh line includes a portion extending in a first direction and a portion extending in a second direction intersecting the first direction, and wherein positions of the plurality of branches overlapping with the portion of the mesh line extending in the first direction and positions of the plurality of branches overlapping with the portion of the mesh line extending in the second direction have periodicity.

19. The display device of claim 13, wherein, The plurality of wirings includes: first and third portions extending in an extension direction of the plurality of data lines; and a second portion extending in a direction intersecting the extension direction of the plurality of data lines, the second portion being located between the first and third portions.

20. The display device of claim 19, wherein, Each of the plurality of wirings includes first branches protruding from the first and third portions and second branches protruding from the second portion.

Citation Information

Patent Citations

  • Manufacturing method for Aluminium coaxial cable with coaxial connector

    KR1020190108460A

  • Structure for shorting line connecting signla lines of the flat panel display device

    CN102709273A

  • Organic Light Emitting Display Device And Method For Manufacturing The Same

    CN106486522A

Cited By

  • Method of allocating widths for target signal lines, wiring substrate, light-emitting substrate and display device

    US12690315B2

  • Method of allocating widths for target signal lines, wiring substrate, light-emitting substrate and display device

    US20240243241A1