Patents
Literature
Eureka-AI is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Eureka AI

6377results about "Emergency protective arrangements for automatic disconnection" patented technology

Correcting for changed client machine hardware when using a server-based operating system

Methods and systems for adjusting an operating system configuration according to changes in hardware components of a client computer. The adjusted operating system can boot on the client computer regardless of changes in the hardware configuration of the client computer since it was last connected to a network server. Before the operating system boots, a preliminary connection is established between the client computer and the server. During the preliminary connection, the system identifies hardware components that are new and that must be supported by the operating system for bootup to occur. In particular, the server sends information relating to the previous client hardware configuration to the client computer. The client computer compares its current hardware configuration to the previous hardware configuration information, thereby identifying its new hardware components. Information identifying the new hardware components is sent to the server. The server locates operating system components or device drivers that support the new hardware components and stores them in a specified repository at the server. The operating system, which is now reconfigured to support the current client hardware components, is downloaded to the client computer and boots thereon.
Owner:MICROSOFT TECH LICENSING LLC

Device for non-dissipative measurement of the current in an inductor

The invention relates to a device for measuring current in an inductor, which device is intended to be connected in parallel with said inductor, comprising two terminals A and B. The device comprises: a network in parallel with the inductor and connected to the terminals A and B having a resistor R2 in series with a resistor R1 in parallel with a capacitor C1; a voltage offset circuit having a DC voltage generator E connected in parallel with an offset resistor (Roffset) in series with two resistors in parallel R3 and R4, the positive pole of this voltage source being connected to terminal B of the inductor; a temperature compensation circuit comprising a current source controlled as a function of the temperature, one of the two terminals of the current source being connected to the negative pole of the generator E, the other terminal of the current source being connected to different points of the measurement device according to the direction of variation of the current of the source as a function of the temperature. The measurement of voltage Vmes, the image of the current I in the inductor 12, is performed between the common point between the resistors R1, R2 of the network and the common point between the offset resistor and the two resistors R3 and R4.
Owner:THALES SA

Method and apparatus for testing error detection

Disclosed is a device and method for testing of a program or a design of an electronic device comprising digital logic circuitry. The method comprises testing the design of software or an electronic device and injecting, after initiation of the testing step, a predetermined error pattern into a value operated upon by the design of the digital logic circuitry. In a preferred embodiment, the software is a simulation of the design of a processor having a cache with error detection and/or correction circuitry. A triggering condition is preferably a cache hit, in response to which a detectable error is injected into the cache. The simulated operations of the model are observed to determine whether the injected error is detected, as should happen if the processor's error detection circuitry has been designed properly. In another respect, the invention is an apparatus, or computer software embedded on a computer readable medium, for testing a program comprising an error detector. The apparatus or software comprises the program, an error injector module connected to the program; and a checker module connected to the program. The checker module is capable of determining whether the program responds appropriately to an error dynamically produced by the error injector module during execution of the program. By injecting errors dynamically the invention easily facilitates precisely focused testing at any time during simulated operation regardless of initialization conditions.
Owner:SAMSUNG ELECTRONICS CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products