Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

566 results about "Shut down" patented technology

To shut down or power off a computer is to remove power from a computer's main components in a controlled way. After a computer is shut down, main components such as CPUs, RAM modules and hard disk drives are powered down, although some internal components, such as an internal clock, may retain power.

Unit for processing numeric and logic operations for use in central processing units (CPUS), multiprocessor systems, data-flow processors (DSPS), systolic processors and field programmable gate arrays (FPGAS)

An expanded arithmetic and logic unit (EALU) with special extra functions is integrated into a configurable unit for performing data processing operations. The EALU is configured by a function register, which greatly reduces the volume of data required for configuration. The cell can be cascaded freely over a bus system, the EALU being decoupled from the bus system over input and output registers. The output registers are connected to the input of the EALU to permit serial operations. A bus control unit is responsible for the connection to the bus, which it connects according to the bus register. The unit is designed so that distribution of data to multiple receivers (broadcasting) is possible. A synchronization circuit controls the data exchange between multiple cells over the bus system. The EALU, the synchronization circuit, the bus control unit, and registers are designed so that a cell can be reconfigured on site independently of the cells surrounding it. A power-saving mode which shuts down the cell can be configured through the function register; clock rate dividers which reduce the working frequency can also be set.
Owner:PACT +1

Method for protecting computer systems after outage of uninterrupted power supply (UPS)

The invention relates to a method for protecting computer systems after an outage of an uninterrupted power supply (UPS). The method is characterized in that the method includes the following steps of (1) performing hardware configuration on a computer system protection mechanism: accessing UPS data signals to the internet through a network card configured by the UPS, and transmitting UPS operation process information to a personal computer (PC) for management; (2) designing monitoring programs: compiling UPS signal intercepting and monitoring programs in the PC, real-timely monitoring signals of an input power supply of the UPS, sending signals to the computer systems after exceeding accumulative three minutes from receipt of a UPS outage signal, prompting computer system information to be closed, and alerting a computer user to protect data; starting a shutdown process, and sequentially turning off the computer systems; (3) compiling independent computer shutdown strategies for different computer systems. The method is capable of effectively turning off the computer systems, guaranteeing security of the data and the systems, effectively protecting resources of the computer systems, and reducing loss of service objects as much as possible.
Owner:SHANGHAI MEISHAN IRON & STEEL CO LTD

Skytop box standby and timing shutdown control device

InactiveCN102281467ALow power standbyStatus information out of timeSelective content distributionShut downSingle chip
The invention discloses a standby, timing shutdown and timing boot controlling device of a set top box. The device comprises a mainboard, a front control plate and a power strip. The power strip connects with the mainboard through a flat cable. The front control plate connects with the power strip and the mainboard respectively through two flat cables. The front control plate is provided with a one-chip microcomputer processor used for controlling standby and boot. A host on the mainboard monitors a standby button signal and sends a command to the one-chip microcomputer, the one-chip microcomputer sends a standby signal to the power strip, the power strip reduces power supplied to the mainboard, operation of the mainboard is stopped, only power supply of the one-chip microcomputer and an infrared receiving terminal are reserved, thus low-power standby is realized. A standby control command is sent by the mainboard, an abnormal condition appeared at next boot time caused by that a plurality of state information is not saved timely when power is off is avoided. When detecting a timing shutdown time period, the host sends a command to the one-chip microcomputer, the one-chip microcomputer outputs low level to the power strip, the power strip starts power supply of the mainboard, the set top box restarts, thus timing boot and shutdown functions are realized.
Owner:SICHUAN JIUZHOU ELECTRONICS TECH

Memory error avoidance method combining software and hardware and device thereof

The invention relates to a memory error avoidance method combining software and hardware and a device of the memory error avoidance method. The memory error avoidance method comprises the steps that the mode of combination between an SMBIST and an HMBIST is adopted, if it is the set time late at night and an apparatus is in the non-busy state, the HMBIST is activated to run, and an external timer is shut down; after an HMBIST module starts to run, a CPU of the apparatus enters the sleep mode, the HMBIST module takes over control over an RAM, and whether faults are found or not during memory detection is judged; an SMBIST module calculates the initial address and the size of a memory needing testing according to the current period number, starts to detect the memory, and judges whether faults are found or not during memory detection. The device comprises a master processor module, a CPLD module and a memory module, wherein the master processor module is connected with the CPLD module, and the memory module is connected with the CPLD module. Compared with the prior art, the memory error avoidance method combining the software and the hardware and the device of the memory error avoidance method have the advantages that the design difficulty is reduced, the memory fault detection coverage rate is high, the detection speed is high, the hardware overheads are low, reusability is good, and the cost is low.
Owner:CASCO SIGNAL

Automatic storage device repair system based on network and method thereof

The invention provides an automatic storage device repair system based on a network and a method thereof. The automatic storage device repair system comprises a system initialization module, a scanning module, a file detection module, an automatic repairing module and an application program module. The system initialization module is responsible for starting a kernel and an operation system and mounting a storage device. The scanning module is responsible for detecting whether a terminal is shut down normally last time, and using an e2fsck tool for scanning the storage device to repair the abnormality of internal file systems if the terminal is restarted after being shut down abnormally. The file detection module is responsible for detecting md5 values of important files such as application program files, drive files and library files in the storage device. The automatic repairing module is used for repairing the storage device automatically. The application program module is a target program operated by the terminal. By detecting whether the terminal is shut down normally last time, the system intelligently scans the storage device, whether the files are damaged is detected intelligently by calculating the md5 values of the files, and the storage device can be repaired automatically in time through the network mode, and can continuously work.
Owner:FUJIAN STAR NET EVIDEO INFORMATION SYST CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products