High speed data weighted average (DWA) to binary conversion circuit

By detecting the logical 1-bit string position of the DWA data word in the high-speed data converter and using a multiplexer to select the binary value, the problem of increased noise caused by mismatch of unary output components is solved, thereby improving the signal-to-noise ratio and conversion efficiency.

CN114124101BActive Publication Date: 2026-06-09STMICROELECTRONICS INT NV
View PDF 2 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
STMICROELECTRONICS INT NV
Filing Date
2021-08-30
Publication Date
2026-06-09

AI Technical Summary

Technical Problem

Existing high-speed data converters suffer from increased noise and reduced signal-to-noise ratio due to mismatch in uni-element output components when using data weighted averaging algorithms, especially in ultra-high-speed modulators where critical path delay has a significant impact.

Method used

A high-speed DWA to binary converter circuit is adopted. By detecting the start and end positions of the logic 1-bit string in the DWA data word, and combining multiplexers and logic circuits, a suitable binary value is selected for conversion, which uniformly actuates all unary output elements of the DAC.

Benefits of technology

It effectively reduces noise, uniformly actuates DAC output components, improves signal-to-noise ratio and conversion efficiency, and is suitable for ultra-high-speed data processing.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN114124101B_ABST
    Figure CN114124101B_ABST
Patent Text Reader

Abstract

High speed data weighted average (DWA) to binary conversion circuits are disclosed. A latch circuit latches a first data weighted average (DWA) data word in sequence and then latches a second DWA data word. A first detector circuit identifies a first bit position in the first DWA data associated with an end of a first string of logical one bits in the first DWA data word. A second detector circuit identifies a second bit position in the second DWA data word associated with an end of a second string of logical one bits in the second DWA data word. The DWA to binary conversion circuit converts the second DWA data word to a binary word by using the first bit position and the second bit position to identify a number of logical one bits present in the second DWA data word. A binary value equal to the identified number is outputted for the binary word.
Need to check novelty before this filing date? Find Prior Art