Display panel and display device

By optimizing the layout of the multiplexer and shift register within the irregularly shaped bezel of the display panel, the problem of a wide display panel bezel was solved, achieving a narrow bezel design and stable signal transmission.

CN116504165BActive Publication Date: 2026-03-10XIAMEN TIANMA MICRO ELECTRONICS
View PDF 3 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2023-04-28
Publication Date
2026-03-10

AI Technical Summary

Technical Problem

In existing technologies, display panels have relatively wide bezels, making it difficult to achieve narrow bezels.

Method used

By setting irregularly shaped borders in the non-display area of ​​the display panel, with at least part of the multiplexer located on the side border, and placing the shift register between the multiplexer and the display area, the layout is optimized to reduce the border width.

Benefits of technology

This effectively reduces the width of the bottom bezel of the display panel, achieving a narrow bezel design, while avoiding mutual interference between the shift register and the multiplexer, ensuring stable signal transmission.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN116504165B_ABST
    Figure CN116504165B_ABST
Patent Text Reader

Abstract

This application provides a display panel and a display device. The display panel includes: a display area including multiple scan lines and multiple data lines, the scan lines extending along a first direction; a non-display area surrounding the display area, the non-display area including adjacent first and second borders, the first borders and scan lines arranged along a second direction, the first direction intersecting the second direction, the angle between the extension directions of the first and second borders not being 90°; multiple multiplexers, at least some of the multiplexers located on the second border, the input terminals of the multiplexers electrically connected to bonding pads in a bonding area, the output terminals of the multiplexers electrically connected to the data lines, and each multiplexer corresponding to at least two data lines; and multiple shift registers, the multiple shift registers located on the second border, at least some of the shift registers located between the multiplexers and the display area, the shift registers being electrically connected to the scan lines. This display panel achieves a narrow bezel design.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This application relates to the field of display technology, and more specifically, to a display panel and a display device. Background Technology

[0002] With the continuous development of display technology, display panels are widely used in electronic devices such as mobile phones, tablets, and in-vehicle displays, bringing convenience to people's lives.

[0003] In existing technologies, to improve screen-to-body ratio and reduce the width of the bottom bezel area, a demux is typically installed in the bottom bezel area of ​​the display panel to reduce the number of data fan-out lines, thereby reducing the width occupied by the data fan-out lines and compressing the number of traces in the bottom bezel. Specifically, during a period when the switching transistor is turned on, the demux can receive data signals through one trace and output data signals to multiple data lines in a time-division multiplexing manner.

[0004] However, even with multiple multiplexers set in the bottom border area, the width of the bottom border area is still relatively large, which cannot further meet the requirements for narrow borders. Summary of the Invention

[0005] The main objective of this application is to provide a display panel and a display device to at least solve the problem that the bezels of existing display panels are too wide and it is difficult to achieve narrow bezels.

[0006] To achieve the above objectives, according to one aspect of this application, a display panel is provided, comprising:

[0007] The display area includes multiple scan lines and multiple data lines, wherein the scan lines extend along a first direction;

[0008] The non-display area surrounding the display area includes an adjacent first border and a second border. The first border and the scan line are arranged along a second direction, the first direction intersects the second direction, and the angle between the extension direction of the first border and the extension direction of the second border is not 90°.

[0009] Multiple multiplexers, at least some of which are located on the second frame, the input of each multiplexer is electrically connected to the bonding pads of the bonding area, the output of each multiplexer is electrically connected to the data lines, and each multiplexer corresponds to at least two data lines;

[0010] Multiple shift registers are located on the second border, and at least some of the shift registers are located between the multiplexer and the display area. The shift registers are electrically connected to the scan lines.

[0011] According to another aspect of this application, a display device is also provided, including the aforementioned display panel.

[0012] Applying the technical solution of this application, the non-display area includes an adjacent first border and a second border. The angle between the extension direction of the first border and the extension direction of the second border is not 90°, that is, the first border and the second border are not perpendicular. The display panel is an irregularly shaped display panel. The scan lines in the display area extend along the first direction, and the first border and the scan lines are arranged along the second direction that intersects the first direction. This indicates that the second border is the side border of the display panel. This application sets at least some of the multiplexers on the second border, that is, on the side border of the irregularly shaped display panel. This avoids the problem of placing all the multiplexers on the bottom border of the irregularly shaped display panel, which would result in a large bottom border width. This effectively reduces the width of the bottom border and is beneficial for narrow border design. Attached Figure Description

[0013] The accompanying drawings, which form part of this application, are used to provide a further understanding of this application. The illustrative embodiments and descriptions of this application are used to explain this application and do not constitute an undue limitation of this application. In the drawings:

[0014] Figure 1 A partial structural schematic diagram of a display panel provided in an embodiment of this application is shown;

[0015] Figure 2 A partial structural schematic diagram of another display panel provided according to an embodiment of this application is shown;

[0016] Figure 3 A partial structural schematic diagram of another display panel provided according to an embodiment of this application is shown;

[0017] Figure 4 A partial structural schematic diagram of another display panel provided according to an embodiment of this application is shown;

[0018] Figure 5 A partial structural schematic diagram of another display panel provided according to an embodiment of this application is shown;

[0019] Figure 6 A partial structural schematic diagram of another display panel provided according to an embodiment of this application is shown;

[0020] Figure 7 A partial structural schematic diagram of another display panel provided according to an embodiment of this application is shown;

[0021] Figure 8 A schematic diagram showing the positional relationship between the first border and the second border of a display panel provided in an embodiment of this application is shown.

[0022] Figure 9 A schematic diagram of a display panel of one shape according to an embodiment of this application is shown;

[0023] Figure 10 A schematic diagram of a display panel of another shape according to an embodiment of this application is shown;

[0024] Figure 11 A schematic diagram of a display panel of another shape according to an embodiment of this application is shown;

[0025] Figure 12 A schematic diagram of the structure of a display device according to an embodiment of this application is shown.

[0026] The above figures include the following reference numerals:

[0027] 10. Display area; 11. Scan line; 12. Data line; 20. Non-display area; 21. First border; 22. Second border; 30. Multiplexer; 31. First multiplexer; 32. Second multiplexer; 33. First connection line; 34. Second connection line; 35. Third connection line; 36. Fourth connection line; 37. Fifth connection line; 38. Sixth connection line; 39. Clock signal line; 40. Bonding pad; 41. First fan-out line; 42. Second fan-out line; 43. Third fan-out line; 50. Shift register; 60. Seventh connection line; 61. Eighth connection line; 62. Ninth connection line. Detailed Implementation

[0028] It should be noted that, unless otherwise specified, the embodiments and features described in this application can be combined with each other. This application will now be described in detail with reference to the accompanying drawings and embodiments.

[0029] To enable those skilled in the art to better understand the present application, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the accompanying drawings. Obviously, the described embodiments are only some embodiments of the present application, and not all embodiments. Based on the embodiments in the present application, all other embodiments obtained by those of ordinary skill in the art without creative effort should fall within the scope of protection of the present application.

[0030] It should be understood that the described embodiments are merely some, not all, of the embodiments of the present invention. All other embodiments obtained by those skilled in the art based on the embodiments of the present invention without inventive effort are within the scope of protection of the present invention.

[0031] It should be noted that the terms "first," "second," etc., used in the specification, claims, and accompanying drawings of this application are used to distinguish similar objects and are not necessarily used to describe a specific order or sequence. It should be understood that such data can be used interchangeably where appropriate for the embodiments of this application described herein. Furthermore, the terms "comprising" and "having," and any variations thereof, are intended to cover non-exclusive inclusion; for example, a process, method, system, product, or apparatus that comprises a series of steps or units is not necessarily limited to those steps or units explicitly listed, but may include other steps or units not explicitly listed or inherent to such processes, methods, products, or apparatus.

[0032] As described in the background section, existing display panels have wide bezels, making it difficult to achieve narrow bezels. To address this issue, embodiments of this application provide a display panel and a display device.

[0033] The technical solutions of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention.

[0034] This embodiment provides a display panel, such as Figure 1 As shown, the display panel includes:

[0035] Display area 10, the display area 10 includes multiple scan lines 11 and multiple data lines 12, the scan lines 11 intersect the data lines 12, and the scan lines 11 extend along a first direction;

[0036] The non-display area 20 surrounding the display area 10 includes an adjacent first border 21 and a second border 22. The first border 21 is arranged along the second direction with the scan line 11, and the first direction intersects the second direction. That is, the first border 21 is the upper or lower border of the display panel. Then, the second border 22 adjacent to the first border 21 is the side border of the display panel. Furthermore, the angle between the extension direction of the first border 21 and the extension direction of the second border 22 is not 90°. That is, the display panel is an irregularly shaped panel.

[0037] Multiple multiplexers 30 and a bonding area are provided. At least some of the multiplexers 30 are located on the second border 22, that is, some or all of the multiplexers 30 may be located on the second border 22. The bonding area includes bonding pads 40. The input terminals of the multiplexers 30 are electrically connected to the bonding pads 40 of the bonding area, and the output terminals of the multiplexers 30 are electrically connected to the data lines 12. Each multiplexer 30 corresponds to at least two data lines 12.

[0038] Multiple shift registers 50 are located on the second border 22. At least some of the shift registers 50 are located between the multiplexer 30 and the display area 10. That is, some of the multiple shift registers 50 may be located between the multiplexer 30 and the display area 10, or all of the shift registers 50 may be located between the multiplexer 30 and the display area 10. The shift registers 50 are electrically connected to the scan line 11.

[0039] In the technical solution described in this application, the non-display area includes an adjacent first border and a second border. The angle between the extension direction of the first border and the extension direction of the second border is not 90°, that is, the first border and the second border are not perpendicular. The display panel is an irregularly shaped display panel. The scan lines in the display area extend along a first direction, and the first border and the scan lines are arranged along a second direction that intersects with the first direction. This indicates that the second border is the side border of the display panel. By adopting the technical solution, at least some of the multiplexers are set on the second border, that is, on the side border of the irregularly shaped display panel. This avoids the problem of placing all the multiplexers on the bottom border of the irregularly shaped display panel, which would result in a large bottom border width. This effectively reduces the width of the bottom border and is beneficial for narrow border design.

[0040] In one specific embodiment, such as Figure 1 As shown, the first direction is perpendicular to the second direction, meaning the first border is the non-irregular border of the irregularly shaped display panel, while the second border is the irregularly shaped border of the irregularly shaped display panel. In other words, this application moves at least a portion of the multiplexer, originally located on the non-irregular upper or lower border, to the irregularly shaped side border, thus fully utilizing the area of ​​the irregularly shaped side border and further reducing the layout wiring area on the non-irregular border, which is beneficial for achieving a narrower bezel. Furthermore, placing at least a portion of the shift register in the second border between the multiplexer and the display area achieves a reasonable layout of the shift register and multiplexer in the second border, avoiding mutual interference between the shift register and the multiplexer, and even the risk of short circuits. In addition, compared to the multiplexer, placing the shift register closer to the display area makes the routing between the shift register and the scan lines simpler and more efficient, and makes the routing of both the shift register and the multiplexer more reasonable, minimizing the impact of the routing on the size of the second border.

[0041] In practical applications, the data line extends along a third direction, which can be parallel to the second direction, i.e., the extension direction of the scan line is perpendicular to the extension direction of the data line; the third direction can also intersect with the second direction, i.e., the extension direction of the scan line intersects with the extension direction of the data line.

[0042] To further achieve a narrower bezel across the entire display panel, and to make the display panel even more compliant with narrow bezel requirements, further, such as Figure 2 As shown, the bonding pad 40 is located on the first frame 21, and part of the multiplexer 30 is located on the first frame 21. Since the frame area of ​​the irregular frame is limited, this application retains part of the multiplexer on the first frame and places the remaining multiplexer on the second frame. This reduces the frame width of the first frame and avoids increasing the width of the second frame, thereby making the overall frame width of the display panel smaller.

[0043] To further achieve a narrow bezel design for the display panel, in one specific embodiment, the edge line of the first bezel near the display area is the first edge, and the edge line of the second bezel near the display area is the second edge. Among the plurality of data lines in the display area, the data lines whose extension direction intersects the first edge are the first part of the data lines, and the multiplexers corresponding to the first part of the data lines are disposed on the first bezel. Similarly, the data lines whose extension direction intersects the second edge are the second part of the data lines, and at least some of the multiplexers corresponding to the second part of the data lines are disposed on the second bezel. In this embodiment, the data line whose extension direction intersects with the second edge is called the second part of the data line. The multiplexer corresponding to the second part of the data line is set in the second frame. At least some of the multiplexers connected to the second part of the data line are set in the second frame. For example, some of the multiplexers connected to the second part of the data line are set in the second frame. This can reduce the space occupied by the multiplexers corresponding to the second part of the data line in the first frame. Alternatively, all of the multiplexers connected to the second part of the data line are set in the second frame, which can further reduce the space occupied by these multiplexers in the first frame. In addition, setting only some or all of the multiplexers corresponding to the second part of the data line in the second frame can make full use of the space of the second frame without having a significant impact on the circuit of the second frame, thereby making the overall frame width of the display panel smaller. This eliminates the need to increase the size of the first bezel in the first direction to accommodate the multiplexer corresponding to the second part of the data lines, or minimizes the impact on the size of the first bezel in the first direction, allowing the first bezel to maintain a relatively small bezel size in the first direction. In addition, by placing the multiplexer corresponding to the second part of the data lines only on the second bezel, the space of the second bezel can be fully utilized without significantly affecting the circuitry of the second bezel, thus making the overall bezel width of the display panel smaller.

[0044] In the embodiments of this application, such as Figure 3As shown, the plurality of multiplexers 30 include a first multiplexer 31 and a second multiplexer 32, and the display panel further includes:

[0045] The first connecting line 33 and the second connecting line 34 are respectively located on the second frame 22. The first connecting line 33 and the second connecting line 34 are electrically connected. The input terminal of the first multiplexer 31 is electrically connected to the bonding pad 40 through the first connecting line 33 and the second connecting line 34 (the electrical connection relationship is not shown in the figure). The first connecting line 33 is located between the first multiplexer 31 and the second connecting line 34. The first connecting line 33 and the second connecting line 34 are located on different film layers. The second end of the first connecting line 33 and the first end of the second connecting line 34 are connected through a via (e.g., ...). Figure 3 The black filler dots in the middle) are electrically connected, and the orthographic projection of the second connection line 34 on the plane where the light-emitting surface of the display panel is located is the first orthographic projection;

[0046] The third connecting line 35 is located on the second frame 22. The input terminal of the second multiplexer 32 is electrically connected to the bonding pad 40 through the third connecting line 35 (the electrical connection relationship is not shown in the figure). The third connecting line 35 and the second connecting line 34 are located on different film layers. The orthographic projection of the third connecting line 35 on the plane where the light-emitting surface of the display panel is located is the second orthographic projection. The distance between the first orthographic projection and the second orthographic projection is less than the first preset spacing. The first preset spacing is the minimum spacing between the second connecting line 34 and the third connecting line 35 when they are located on the same film layer.

[0047] In the aforementioned embodiment, the second connection line between the first multiplexer and the bonding pad and the third connection line between the second multiplexer and the bonding pad are arranged on different layers. This allows the spacing between the first orthographic projection corresponding to the second connection line and the second orthographic projection corresponding to the third connection line to be set to be less than a first preset spacing, without having to consider the signal interference problem caused by the close spacing between the second and third connection lines. This further reduces the wiring area occupied by the connection line between the multiplexer and the bonding pad, narrows the bezel size, and ensures that there is no signal interference problem in the connection line between the first and second multiplexers, thus achieving stable signal transmission.

[0048] Specifically, the first preset spacing is the minimum distance to ensure that there is no crosstalk between the signal transmitted by the second connecting line and the signal transmitted by the third connecting line. This distance can be determined by those skilled in the art based on experience or through multiple experiments. The distance between the first orthographic projection and the second orthographic projection is less than the first preset spacing. This can be achieved by the distance being a positive value less than the first preset spacing, meaning the first and second orthographic projections do not touch and are arranged alternately; or by the distance being 0, meaning the edge of the first orthographic projection touches the edge of the second orthographic projection; or by the distance being less than 0, meaning the first and second orthographic projections partially overlap.

[0049] According to an exemplary embodiment, such as Figure 1 As shown, the first orthographic projection and the second orthographic projection at least partially overlap. This further reduces the non-display area border occupied by the connecting lines, further achieving a narrower bezel for the display panel. Furthermore, the more multiplexers there are, the larger the correspondingly reduced non-display area border occupied by the connecting lines.

[0050] In practical applications, the first connecting line and the third connecting line can be located in the same film layer or in different film layers. In order to simplify the manufacturing process of the display panel and at the same time ensure the thinness of the display panel, the first connecting line and the third connecting line are located in the same film layer.

[0051] The input terminal of the first multiplexer is electrically connected to the bonding pad via the first connecting line and the second connecting line. The first connecting line is located between the first multiplexer and the second connecting line. It can be that the input terminal of the first multiplexer is electrically connected to the first end of the first connecting line, the second end of the first connecting line is electrically connected to the first end of the second connecting line, and the second end of the second connecting line is electrically connected to the bonding pad. Of course, it is not limited to the method in which the first multiplexer is electrically connected to the bonding pad via the first connecting line and the second connecting line in sequence. There can also be other connecting lines between the first connecting line and the second connecting line, and there can also be other connecting lines between the first multiplexer and the first connecting line. Similarly, the second connecting line and the bonding pad can be electrically connected via other connecting lines.

[0052] The display panel contains a large number of data lines. Typically, the data signals required by each data line are provided by a driver circuit, but the number of interfaces in the driver circuit is limited. Using a multiplexer can reduce the number of interfaces used to provide data signals. In some optional implementations of this embodiment, such as... Figure 1As shown, each multiplexer 30 can be electrically connected to the driving circuit via a first connecting line 33 and a second connecting line 34, or via a third connecting line 35. The first connecting line 33, the second connecting line 34, and the third connecting line 35 can transmit data signals from multiple data lines 12 within a data line group corresponding to the multiplexer 30 connected to it in a time-division manner. The multiplexer 30 can decompose multiple data signals under the control of multiple clock signal lines 39 and transmit them to the multiple data lines 12 in a time-division manner. Each data line in the data line group can be selected by one or more clock signal lines. When a data line is selected, it receives the signal transmitted by the first and second connecting lines, or the signal transmitted by the third connecting line. Other data lines in the same data line group are disconnected from the first and second connecting lines, or disconnected from the third connecting line. That is, the number of clock signal lines is greater than or equal to the number of data lines connected to a multiplexer.

[0053] The driving circuit can be a driving chip or a flip-chip film. The flip-chip film is a die-on flexible film used to fix the driving chip onto a flexible circuit board. When the driving circuit is a driving chip, the entire driving chip is located in the bonding area, and the pins of the driving chip are electrically connected to the pads in the bonding area. When the driving circuit is a flip-chip film, the bonding area of ​​the flip-chip film corresponds to the bonding area of ​​the display panel, and the traces in the bonding area of ​​the flip-chip film are electrically connected to the bonding pads in the bonding area of ​​the display panel.

[0054] This application Figures 1 to 7 The illustration is based on a driving circuit with a driving chip as an example; of course, the driving circuit can also be a flip-chip thin film, and this application does not limit it.

[0055] Furthermore, such as Figure 2 As shown, the display panel further includes: a plurality of first fan-out lines 41, wherein the bonding pad 40 is electrically connected to the second connecting line 34 via the first fan-out lines 41; and a plurality of second fan-out lines 42, wherein the bonding pad 40 is also electrically connected to the third connecting line 35 via the second fan-out lines 42, wherein the first fan-out lines and the second fan-out lines are alternately arranged. In this embodiment, the connection between the multiplexer located on the second frame and the bonding pad is realized through the first fan-out lines and the second fan-out lines.

[0056] Furthermore, the first orthographic projection position corresponding to the connection point between the second connecting line and the first fan-out line is the first position, and the second orthographic projection position corresponding to the connection point between the third connecting line and the second fan-out line is the second position. In order to ensure that the overlap between the first and second orthographic projections is large and to further reduce the area occupied by the wiring, the overlap between the first and second orthographic projections ends at the connection point between the connecting line and the fan-out line. That is to say, the first and second orthographic projections no longer overlap from the first position and the second position. The alternating intervals between the first and second fan-out lines can match the requirement of the second and third connecting lines to have as large an area of ​​overlap as possible, thereby further realizing the requirement of narrow bezels.

[0057] Specifically, the first fan-out line and the second fan-out line are located in the same film layer. This simplifies the design and manufacturing process. Furthermore, the first and second fan-out lines can be located in the same film layer as the second connecting line, or they can be located in the same film layer as the third connecting line. The first and second fan-out lines can both be located within the first frame, or they can span both the first and second frame edges; that is, a portion of the first fan-out line is located within the first frame edge, and another portion is located within the second frame edge, and the same applies to the second fan-out line.

[0058] Additionally, to achieve the connection between the multiplexer located on the first frame and the bonding pads, such as Figure 2 As shown, the display panel also includes a plurality of third fan-out lines 43, and the multiplexer 30 located on the first frame 21 is electrically connected to the bonding pad 40 through the third fan-out lines 43.

[0059] like Figure 2 As shown, when there is one second frame 22, the third fan-out line 43 is located on the same side of the first fan-out line 41 and the second fan-out line 42.

[0060] The second border is not limited to one; optionally, there can be multiple second borders. For example, there can be two second borders, namely the left and right irregularly shaped borders of the display panel. Both the left and right second borders of the display panel are provided with multiple selectors, and the first border is the bottom border of the display panel, which is also provided with multiple selectors. This can further ensure the full utilization of the left and right irregularly shaped border areas of the display panel, further reduce the size of the bottom border, and thus further realize the narrow bezel design of the entire display panel.

[0061] When there are two first borders, the third fan-out line is located between the fan-out line corresponding to the multiplexer in the second border on the left and the fan-out line corresponding to the multiplexer in the second border on the right.

[0062] In one alternative approach, such as Figure 1 As shown, the connection line between the shift register 50 and the scan line 11 is located on the same film layer as the connection line between the input terminal of the multiplexer 30 and the bonding pad 40. That is, the connection line between the shift register 50 and the scan line 11 is located on the same film layer as the first connection line 33, or the connection line between the shift register 50 and the scan line 11 is located on the same film layer as the second connection line 34. First, since the connection between the shift register and the scan line is on the same layer as the connection between the multiplexer and the bonding pad, placing the shift register located on the second bezel between the multiplexer and the display area avoids the short circuit problem between the connection between the shift register and the scan line and the connection between the shift register and the bonding area, ensuring that the display panel has normal display function. Second, placing the shift register on the second bezel between the multiplexer and the display area ensures that the traces of the two do not affect each other, further ensuring that the traces of the shift register and the multiplexer are reasonable, thereby further avoiding the impact of unreasonable traces on the size of the second bezel. Finally, placing the shift register on the second bezel between the multiplexer and the display area makes full use of the space of the second bezel without affecting the normal operation of both, further ensuring that the overall width of the display panel bezel is small.

[0063] In another alternative solution, such as Figure 4 As shown, the plurality of multiplexers include a first multiplexer 31 and a second multiplexer 32, and the display panel further includes:

[0064] The fourth connecting line 36 and the fifth connecting line 37 are respectively located on the second frame 22. The fourth connecting line 36 and the fifth connecting line 37 are electrically connected. The output end of the second multiplexer 32 is electrically connected to the data line 12 through the fourth connecting line 36 and the fifth connecting line 37. The fourth connecting line 36 is located between the second multiplexer 32 and the fifth connecting line 37. The fourth connecting line 36 and the fifth connecting line 37 are located on different film layers. The orthographic projection of the fifth connecting line 37 on the plane where the light-emitting surface of the display panel is located is the third orthographic projection.

[0065] The sixth connecting line 38 is located on the second frame 22. The output terminal of the first multiplexer 31 is electrically connected to the data line 12 through the sixth connecting line 38. The sixth connecting line 38 and the fifth connecting line 37 are located on different film layers. The orthographic projection of the sixth connecting line 38 on the plane of the light-emitting surface of the display panel is the fourth orthographic projection. The distance between the third orthographic projection and the fourth orthographic projection is less than the second preset spacing. The second preset spacing is the minimum spacing between the fourth connecting line 36 and the sixth connecting line 38 when the fifth connecting line 37 and the sixth connecting line 38 are located on the same film layer.

[0066] In the aforementioned embodiment, the fifth connecting line between the first multiplexer and the data line and the sixth connecting line between the second multiplexer and the data line are arranged on different layers. This allows the spacing between the third orthographic projection corresponding to the fifth connecting line and the fourth orthographic projection corresponding to the sixth connecting line to be set to be less than the second preset spacing, without having to consider the signal interference problem caused by the close spacing between the fifth and sixth connecting lines. This not only further reduces the wiring area occupied by the connecting lines between the multiplexers and the data lines and narrows the bezel size, but also ensures that there will be no signal interference problem in the connecting lines between the first and second multiplexers, thus achieving stable signal transmission.

[0067] Specifically, the second preset spacing is the minimum distance to ensure that there is no crosstalk between the signal transmitted by the fifth connecting line and the signal transmitted by the sixth connecting line. This distance can be determined by those skilled in the art based on experience or through multiple experiments. The distance between the third orthographic projection and the fourth orthographic projection being less than the second preset spacing can be a positive value less than the second preset spacing, meaning the third and fourth orthographic projections do not contact each other and are arranged alternately; it can also be 0, meaning the edge of the third orthographic projection contacts the edge of the fourth orthographic projection; or it can be less than 0, meaning the third and fourth orthographic projections partially overlap.

[0068] According to another exemplary embodiment, such as Figure 5 As shown, the third orthographic projection and the fourth orthographic projection at least partially overlap. This further reduces the non-display area border occupied by the connecting lines, further achieving a narrower bezel for the display panel. Furthermore, the more multiplexers there are, the larger the correspondingly reduced non-display area border occupied by the connecting lines.

[0069] It should be noted that, Figure 4 and Figure 5In addition to illustrating the arrangement of the connection lines at the output of the multiplexer, the example also shows the case where the first orthographic projection and the second orthographic projection corresponding to the input of the multiplexer at least partially overlap. Figure 4 and Figure 5 In the case where the first orthographic projection and the second orthographic projection at least partially overlap, the distance between the first orthographic projection and the second orthographic projection can also be less than a first preset spacing; it can also be that the connection lines of the input terminals of the first multiplexer and the connection lines of the input terminals of the second multiplexer are set on the same layer, i.e., the existing wiring method.

[0070] In practical applications, the fourth connecting line and the sixth connecting line can be located in the same film layer or in different film layers. In order to simplify the manufacturing process of the display panel and at the same time ensure the thinness of the display panel, the fourth connecting line and the sixth connecting line are located in the same film layer.

[0071] The output of the second multiplexer is electrically connected to the data line via the fourth and fifth connecting lines. The fourth connecting line is located between the second multiplexer and the fifth connecting line. It can be that the output of the second multiplexer is electrically connected to the first end of the fourth connecting line, the second end of the fourth connecting line is electrically connected to the first end of the fifth connecting line, and the second end of the fifth connecting line is electrically connected to the data line. However, this is not limited to the method where the second multiplexer is electrically connected to the data line sequentially via the fourth and fifth connecting lines. There can also be other connecting lines between the fourth and fifth connecting lines, and between the second multiplexer and the fourth connecting line. Similarly, the fifth connecting line and the data line can be electrically connected via other connecting lines.

[0072] In practical applications, the number of shift registers can be set according to the pixel density requirements of the display panel. In another exemplary embodiment of this application, at least one shift register is provided between two adjacent fifth connection lines. When the pixel density requirement is low, the number of shift registers can be less, and one shift register can be provided between two adjacent fifth connection lines; when the pixel density requirement is high, such as Figure 4 As shown, since there are a large number of shift registers, multiple shift registers 50 can be set between two adjacent fifth connection lines 37. Figure 4 The illustration shows a configuration where two shift registers 50 are positioned between the two fifth connection lines 37. The positional relationship between the shift registers and the multiplexer located on the second border of this application can be flexibly adjusted according to different pixel densities, ensuring that the display panel can adapt to different pixel density requirements, thereby further guaranteeing the practicality of the display panel.

[0073] The arrangement of the first and second multiplexers in the embodiments can be arbitrary. In one specific embodiment, the first and second multiplexers are distributed alternately. This alternating distribution ensures that the output connection lines between every two first and second multiplexers are staggered, further reducing the layout area of ​​the connection lines between the multiplexers and the data lines.

[0074] Of course, in addition to the alternating distribution of the first multiplexer and the second multiplexer, the arrangement of the first multiplexer and the second multiplexer can also be in other ways, such as the alternating distribution of the first multiplexer group and the second multiplexer group, where the first multiplexer group includes multiple first multiplexers and the second multiplexer group includes multiple second multiplexers; or, for example, multiple first multiplexers are arranged sequentially and multiple second multiplexers are arranged sequentially from one side of the last first multiplexer.

[0075] In another alternative solution, such as Figure 6 As shown, the multiplexer 30 has a first output terminal and a second output terminal, and the display panel further includes:

[0076] The seventh connecting line 60 and the eighth connecting line 61 are respectively located on the second frame 22. The seventh connecting line 60 and the eighth connecting line 61 are electrically connected. The first output terminal is electrically connected to the data line 12 through the seventh connecting line 60 and the eighth connecting line 61. The seventh connecting line 60 is located between the multiplexer 30 and the eighth connecting line 61. The seventh connecting line 60 and the eighth connecting line 61 are located on different film layers. The orthographic projection of the eighth connecting line 61 on the plane of the light-emitting surface of the display panel is the fifth orthographic projection.

[0077] The ninth connecting line 62 is located on the second frame 22. The second output terminal is electrically connected to the data line through the ninth connecting line 62. The ninth connecting line 62 and the eighth connecting line 61 are located on different film layers. The orthographic projection of the ninth connecting line 62 on the plane of the light-emitting surface of the display panel is the sixth orthographic projection. The distance between the fifth orthographic projection and the sixth orthographic projection is less than the third preset spacing. The third preset spacing is the minimum spacing between the eighth connecting line 61 and the ninth connecting line 62 when they are located on the same film layer.

[0078] In the aforementioned embodiment, the eighth connection line between the first output terminal of the multiplexer and the data line, and the ninth connection line between the second output terminal of the multiplexer and the data line are arranged on different layers. This allows the spacing between the fifth orthographic projection corresponding to the eighth connection line and the sixth orthographic projection corresponding to the ninth connection line to be set to be less than a third preset spacing, without having to consider the signal interference problem caused by the close spacing between the eighth and ninth connection lines. This further reduces the wiring area occupied by the connection lines between the multiplexer and the data line, narrows the bezel size, and ensures that there is no signal interference problem between the connection lines between the different output terminals of the multiplexer and the data line, thus achieving stable signal transmission.

[0079] Specifically, the third preset spacing is the minimum distance to ensure that there is no crosstalk between the signal transmitted by the eighth connecting line and the signal transmitted by the ninth connecting line. This distance can be determined by those skilled in the art based on experience or through multiple experiments. The distance between the fifth orthographic projection and the sixth orthographic projection being less than the third preset spacing can be either a positive value less than the third preset spacing (i.e., the fifth and sixth orthographic projections do not contact each other and are arranged alternately), or a distance of 0 (i.e., the edge of the fifth orthographic projection contacts the edge of the sixth orthographic projection), or a distance less than 0 (i.e., the fifth and sixth orthographic projections partially overlap).

[0080] According to another exemplary embodiment, such as Figure 7 As shown, the fifth orthographic projection and the sixth orthographic projection at least partially overlap. This further reduces the non-display area border occupied by the connecting lines, further achieving a narrower bezel for the display panel. Furthermore, the more multiplexers there are, the larger the correspondingly reduced non-display area border occupied by the connecting lines.

[0081] In practical applications, the seventh connecting line and the ninth connecting line can be located in the same film layer or in different film layers. In order to simplify the manufacturing process of the display panel and at the same time ensure the thinness of the display panel, the seventh connecting line and the ninth connecting line are located in the same film layer.

[0082] It should be noted that, Figure 6 and Figure 7 In addition to illustrating the arrangement of the connection lines at the output of the multiplexer, the example also shows the case where the first orthographic projection and the second orthographic projection corresponding to the input of the multiplexer at least partially overlap. Figure 6 and Figure 7In the case where the first orthographic projection and the second orthographic projection at least partially overlap, the distance between the first orthographic projection and the second orthographic projection can also be less than a first preset spacing; it can also be that the connection lines of the input terminals of each multiplexer are set on the same layer, i.e., the existing wiring method.

[0083] To reduce the width of the first border while avoiding increasing the width of the second border, further, such as Figure 8As shown, the vector parallel to the extension direction of the second border is the first vector, and the direction of the first vector is from the first border to the display area. The vector parallel to the extension direction of the first border is the second vector, and the direction of the second vector is from the second border to the display area. The angle between the first vector and the second vector is an obtuse angle. That is to say, the angle between the second border and the first border is an obtuse angle. Without increasing the width of the second border, the second border only has an area for setting a multiplexer when the angle between the second border and the first border is an obtuse angle. Moreover, the closer to the first border, the larger the area of ​​the second border where a multiplexer can be set. In this embodiment, the edge line of the first frame near the display area is the first edge, and the edge line of the second frame near the display area is the second edge. Among the multiple data lines in the display area, the data lines whose extension direction intersects the first edge are the first part of the data lines, and the data lines whose extension direction intersects the second edge are the second part of the data lines. When the angle between the second frame and the first frame is an obtuse angle, especially as the angle between the second frame and the first frame increases, the number of second part data lines will increase. However, the size of the first frame in the first direction is limited. If the multiplexer corresponding to the second part of the data lines is placed in the first frame, it is necessary to expand the existing first frame outward along the first direction by a certain size to accommodate this part of the multiplexer. This requires increasing the size of the first frame. The dimensions in the first direction do not meet the current requirements for narrow bezels. By placing the multiplexers corresponding to the second part of the data lines on the second bezel—for example, placing some of the multiplexers on the second bezel—the space occupied by the multiplexers corresponding to the second part of the data lines on the first bezel can be reduced. Alternatively, placing all of the multiplexers on the second bezel can further reduce the space occupied by these multiplexers on the first bezel. Furthermore, placing only some or all of the multiplexers corresponding to the second part of the data lines on the second bezel fully utilizes the space of the second bezel without significantly affecting the circuitry of the second bezel, thus resulting in a smaller overall bezel width for the display panel. In summary, placing some of the multiplexers on the second bezel not only fully utilizes the space of the second bezel but also eliminates the need to increase the dimensions of the first bezel in the first direction to accommodate these multiplexers. Moreover, the multiplexers placed on the second bezel have minimal impact on the circuitry and wiring of the second bezel, thereby further reducing the overall bezel width of the display panel.

[0084] Specifically, the display panel described in this application can be as follows: Figure 9The circular irregular-shaped display panel shown has two second borders, which are the lower quarter-circular edges of the left and right semicircles (as shown by the dotted lines); the display panel described in this application can also be as follows. Figure 10 The parallelogram-like irregularly shaped display panel shown is, for example... Figure 10 As shown, the right border of the parallelogram-like shape is the second border (as shown by the dashed line), and the parallelogram-like shape has one second border; the display panel described in this application can also be as follows: Figure 11 The inverted trapezoidal irregular display panel shown has two borders, the left and right of which are both second borders. Of course, the display panel described in this application is not limited to the shape described above, but can also be any shape of display panel satisfying the condition that the angle between the first and second borders is an obtuse angle.

[0085] According to another aspect of this application, a method such as... is also provided. Figure 12 The display device shown includes: any of the display panels described above.

[0086] The display device described in this application places at least a portion of the multiplexers in the display panel on the second bezel, that is, on the side bezel of the irregularly shaped display panel. This avoids the problem of placing all the multiplexers on the bottom bezel of the irregularly shaped display panel, which would result in a large bottom bezel width. This effectively reduces the width of the bottom bezel and is beneficial for narrow bezel design.

[0087] It should also be noted that the terms "comprising," "including," or any other variations thereof are intended to cover non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements includes not only those elements but also other elements not expressly listed, or elements inherent to such process, method, article, or apparatus. Unless otherwise specified, an element defined by the phrase "comprising one..." does not exclude the presence of other identical elements in the process, method, article, or apparatus that includes that element.

[0088] As can be seen from the above description, the embodiments described in this application achieve the following technical effects:

[0089] 1) The display panel of this application includes an adjacent first and second border in the non-display area. The angle between the extension direction of the first border and the extension direction of the second border is not 90°, that is, the first border and the second border are not perpendicular. The display panel is an irregularly shaped display panel. The scan lines in the display area extend along the first direction, and the first border and the scan lines are arranged along the second direction intersecting the first direction. This indicates that the second border is the side border of the display panel. By adopting the above technical solution, at least some of the multiplexers are set on the second border, that is, on the side border of the irregularly shaped display panel. This avoids the problem of placing all the multiplexers on the bottom border of the irregularly shaped display panel, which would result in a large bottom border width. This effectively reduces the width of the bottom border and is beneficial for narrow border design.

[0090] 2) The display device of this application sets at least a portion of the multiplexers in the display panel on the second bezel, that is, on the side bezel of the irregularly shaped display panel. This avoids the problem of placing all the multiplexers on the bottom bezel of the irregularly shaped display panel, which would result in a large bottom bezel width. This effectively reduces the width of the bottom bezel and is beneficial for narrow bezel design.

[0091] The above description is merely a preferred embodiment of this application and is not intended to limit this application. Various modifications and variations can be made to this application by those skilled in the art. Any modifications, equivalent substitutions, improvements, etc., made within the spirit and principles of this application should be included within the protection scope of this application.

Claims

1. A display panel, characterized by, The display panel comprises: a display area comprising a plurality of scan lines extending along a first direction and a plurality of data lines; a non-display area surrounding the display area, the non-display area comprising adjacent first and second side frames, the first side frame being arranged along a second direction with the scan lines, the first direction intersecting the second direction, and an included angle between an extension direction of the first side frame and an extension direction of the second side frame being other than 90°; a plurality of multiplexers, at least part of the multiplexers being located in the second side frame, input ends of the multiplexers being electrically connected to binding pads of a binding area, output ends of the multiplexers being electrically connected to the data lines, and one multiplexer corresponding to at least two data lines; a plurality of shift registers, the shift registers being located in the second side frame, at least part of the shift registers being located between the multiplexers and the display area, and the shift registers being electrically connected to the scan lines, the multiplexers having first and second output ends, and the display panel further comprising: a seventh connection line and an eighth connection line located in the second side frame, the seventh connection line being electrically connected to the eighth connection line, the first output end being electrically connected to the data lines through the seventh connection line and the eighth connection line, the seventh connection line being located between the multiplexer and the eighth connection line, the seventh connection line and the eighth connection line being located in different film layers, and a normal projection of the eighth connection line on a plane of an outlight surface of the display panel being a fifth normal projection; a ninth connection line located in the second side frame, the second output end being electrically connected to the data lines through the ninth connection line, the ninth connection line and the eighth connection line being located in different film layers, a normal projection of the ninth connection line on the plane of the outlight surface of the display panel being a sixth normal projection, and the fifth normal projection and the sixth normal projection at least partially overlapping.

2. The display panel of claim 1, wherein, The binding pads are located in the first side frame, and part of the multiplexers are located in the first side frame.

3. The display panel of claim 1, wherein, The plurality of multiplexers comprises first and second multiplexers, and the display panel further comprises: a first connection line and a second connection line located in the second side frame, the first connection line being electrically connected to the second connection line, input ends of the first multiplexers being electrically connected to the binding pads through the first connection line and the second connection line, the first connection line being located between the first multiplexer and the second connection line, the first connection line and the second connection line being located in different film layers, and a normal projection of the second connection line on a plane of an outlight surface of the display panel being a first normal projection. A third connection line is located in the second border, an input end of the second multiplexer is electrically connected with the bonding pad through the third connection line, the third connection line and the second connection line are located in different film layers, a normal projection of the third connection line on a plane where the light-out surface of the display panel is located is a second normal projection, a distance between the first normal projection and the second normal projection is less than a first preset interval, the first preset interval is a minimum interval between the second connection line and the third connection line when the second connection line and the third connection line are located in the same film layer.

4. The display panel of claim 3, wherein, The first normal projection and the second normal projection at least partially overlap.

5. The display panel of claim 3, wherein, The display panel further comprises: A plurality of first fan-out lines and a plurality of second fan-out lines, the bonding pad is electrically connected with the second connection line through the first fan-out line, and the bonding pad is further electrically connected with the third connection line through the second fan-out line, the first fan-out line and the second fan-out line are alternately and spacedly arranged.

6. The display panel of claim 3, wherein, The display panel further comprises: A plurality of third fan-out lines, the multiplexer located in the first border is electrically connected with the bonding pad through the third fan-out line.

7. The display panel of claim 3, wherein, The connection line between the shift register and the scan line is located in the same film layer as the first connection line, or the connection line between the shift register and the scan line is located in the same film layer as the second connection line.

8. The display panel of claim 7, wherein, The second border has a plurality of.

9. The display panel of any one of claims 3-6, wherein, The first multiplexer and the second multiplexer are alternately and spacedly distributed.

10. The display panel of any one of claims 1-8, wherein, A vector parallel to the extension direction of the second border is a first vector, a direction of the first vector is from the first border to the display area, a vector parallel to the extension direction of the first border is a second vector, the second vector is from the second border to the display area, and an included angle between the first vector and the second vector is obtuse.

11. A display device comprising: The display panel comprises: The display panel of any one of claims 1 to 10.

Citation Information

Patent Citations

  • Array substrate and display panel

    CN111323949A

  • Display panel and contain its device

    CN206619376U

  • Display device

    US20180144679A1