A processing circuit, a processing method, a display device and an electronic device

CN117292640BActive Publication Date: 2026-09-15HUAWEI TECH CO LTD
View PDF 1 Cites 0 Cited by

Patent Information

Application Number
CN202211282499.0
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Priority Date
2022-06-23
Filing Date
2022-10-19
Publication Date
2026-09-15
Estimated Expiration
2042-10-19

AI Technical Summary

Technical Problem

但这会增加显示装置的功耗

Benefits of technology

[0036] The technical effects of the second, third, fourth, and fifth aspects can be referred to the relevant description of the first aspect above, and therefore will not be repeated here.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN117292640B_ABST
    Figure CN117292640B_ABST
Patent Text Reader

Abstract

Embodiments of the present application provide a processing circuit, a processing method, a display device and an electronic device, which are applied to the technical field of light emitting diode driving. The processing circuit is provided with a load unit and a detection circuit. The load size of the load unit is in proportional relationship with the load size of the first pixel line. The load size of the load unit is obtained through the detection circuit, so as to obtain the load size of the first pixel line. Then, according to the load size of the first pixel line, the corresponding driving current is provided to the first pixel line by the driving current circuit. The current value is as small as possible under the condition that the light emitting diode on the first pixel line emits light within the driving time. The scheme disclosed in the embodiments of the present application realizes the detection of the load size of the first pixel line. Meanwhile, under the condition that the display device normally works, the display power consumption is reduced, and the heating condition is reduced in the way of reducing the power consumption, so as to prolong the service life of the display device.
Need to check novelty before this filing date? Find Prior Art

Description

[0001] This application claims priority to Chinese Patent Application No. 202210719420.X, filed on June 23, 2022, entitled “A Drive Control Circuit, Drive Control Method, Chip System and Electronic Equipment”, the entire contents of which are incorporated herein by reference. Technical Field

[0002] This application relates to the field of light-emitting diode (LED) driving technology, and in particular to a processing circuit, processing method, display device, and electronic device. Background Technology

[0003] LED-type display devices include multiple pixel lines, a driving circuit, and a data circuit. Multiple LEDs are coupled to each pixel line. The driving circuit provides driving current to one pixel line at a time, while the data circuit receives digital signals and controls the corresponding LEDs on that pixel line to emit light based on these signals. The driving circuit rapidly refreshes and provides driving current to different pixel lines, thus enabling the display device to display images. However, due to variations in chip manufacturing processes, the width of the pixel lines can differ between different display devices of the same model, resulting in variations in the resistive and capacitive loads of the pixel lines between different display devices.

[0004] When a light-emitting diode (LED) is powered by a driving current, the pixel line also has resistive and capacitive loads, causing it to charge and increasing the time required for the LED to emit light. If the resistive and capacitive loads of the pixel line are too high, the driving time required for the LED to emit light normally will exceed the specified driving time, resulting in display abnormalities. Since the load on the pixel line cannot be directly detected, the driving current cannot be adjusted based on the load. To ensure that the driving time is less than the specified driving time, the driving current provided by the driving circuit is set to the maximum value for all display devices of the same model, ensuring normal display for all devices of the same model. However, this increases the power consumption of the display device. Summary of the Invention

[0005] This application provides a processing circuit, processing method, display device, and electronic device that realize the detection of pixel line load.

[0006] To achieve the above objectives, the embodiments of this application adopt the following technical solutions:

[0007] In a first aspect, a processing circuit is provided for providing a driving current to a first pixel line of a display unit; the processing circuit includes a detection circuit and a load unit; the detection circuit is coupled to the load unit; the detection circuit is used to detect the load size of the load unit; the load size of the load unit is proportional to the load size of the first pixel line; the driving current circuit is used to provide a driving current to the first pixel line and adjust the current size of the driving current according to the load size of the load unit.

[0008] In this embodiment, a load unit is provided, the load size of which is proportional to the load size of the first pixel line. By detecting the load size of the load unit, the load size of the first pixel line can be obtained, thereby solving the problem of the unmeasurable load size of the first pixel line.

[0009] In some possible implementations, the processing circuit further includes a controller and a drive current circuit; the controller is coupled to the drive current circuit and the detection circuit respectively; the drive current circuit is coupled to the first pixel line of the display unit; the drive current circuit is used to provide drive current to the first pixel line; the controller is used to: obtain the load size of the first pixel line according to the load size of the load unit; and control the magnitude of the drive current provided by the drive current circuit to the first pixel line according to the load size of the first pixel line.

[0010] In this embodiment, the processing circuit further includes a controller and a drive current circuit. The drive current circuit provides drive current to the first pixel line. The controller adjusts the magnitude of the drive current provided by the drive current circuit according to the load size of the first pixel line, thereby minimizing the drive current while ensuring that the driving time of the light-emitting diode on the first pixel line is less than a predetermined driving time, thus reducing power consumption.

[0011] In some possible implementations, the load unit is a second pixel line; the width of the second pixel line is proportional to the width of the first pixel line; the controller is further configured to: control the detection circuit to: output a first pulse signal to a first end of the second pixel line; input a second pulse signal output from a second end of the second pixel line; output a first feedback signal to the controller based on the second pulse signal; the first feedback signal is used to indicate the product of the resistive load and the capacitive load of the second pixel line; and obtain the load size of the second pixel line based on the first feedback signal and the proportional relationship between the width of the second pixel line and the width of the first pixel line.

[0012] This application embodiment includes a load unit whose load size is proportional to the load size of the first pixel line. By detecting the load size of the load unit, the load size of the first pixel line can be obtained. Then, a corresponding driving current is provided to the first pixel line based on the obtained load size. This corresponding driving current is the smallest possible current while ensuring that the light-emitting diode on the first pixel line emits light within a specified driving time. This application embodiment includes a corresponding detection circuit in each processing circuit. The detection circuit detects the load size of the load unit, thereby obtaining the load size of the first pixel line in the display unit. The driving current provided to the first pixel line is determined based on the load size of the first pixel line. In this way, the driving current can be minimized while ensuring that the light-emitting diode on the first pixel line emits light within a specified driving time, thereby reducing the power consumption of the display unit.

[0013] In some possible implementations, the second pixel line includes two dummy pixel lines; the width of the dummy pixel lines is equal to the width of the first pixel line; the second ends of the two dummy pixel lines are coupled; and the first ends of the two dummy pixel lines serve as the first end of the second pixel line and the second end of the second pixel line, respectively.

[0014] In this embodiment, when fabricating the first pixel line using semiconductor technology, dummy pixel lines are often fabricated simultaneously on the display unit. These dummy pixel lines are manufactured using the same specifications as the first pixel line, but they do not participate in actual light emission. Therefore, for display units with dummy pixel lines, in practical applications, dummy pixel lines are often located at the edge of the display unit. They can be used for auxiliary testing, or to ensure that no first pixel line is located at the edge of the display unit during the semiconductor fabrication of the first pixel line. In this embodiment, dummy pixel lines can be directly used as the second pixel line for detection without the need to fabricate additional pixel lines. For example, two adjacent dummy pixel lines can be used, with their second ends shorted together by a jumper wire. The first ends of the two dummy pixel lines serve as the first and second ends of the second pixel line, respectively, for coupling with the detection circuit. In this case, the width of the second pixel line is the same as the first pixel line, and its length is twice the length of the first pixel line.

[0015] In some possible implementations, the detection circuit is used to obtain a first feedback signal based on the high-level duration of the second pulse signal.

[0016] In this embodiment, the load unit can be a second pixel line. The second pixel line is simultaneously fabricated on the display unit during the fabrication of the first pixel line. The first pixel line is used for display, while the second pixel line does not participate in the display operation. A closed loop is formed on the second pixel line through a detection circuit. The controller outputs a first control signal to the detection circuit, which instructs the detection circuit to detect the load size of the second pixel line. After the first control signal is input, the detection circuit begins its detection operation, specifically: outputting a first pulse signal to the first end of the second pixel line. This first pulse signal has a fixed effective pulse width of A. After the first pulse signal is input to the first end of the second pixel line, since the light-emitting diodes on the second pixel line do not participate in the operation, the resistive and capacitive loads of the second pixel line consume the first pulse signal, resulting in a second pulse signal output from the second end of the second pixel line. The second pulse signal is the pulse signal obtained after the first pulse signal has been consumed by the load on the second pixel line, and its effective pulse width is B, which is shorter than the effective pulse width A. After the detection circuit receives the second pulse signal output from the second end of the second pixel line, it accumulates the high-level signals of the second pulse signal according to the effective pulse width to obtain an accumulated voltage. The value of this accumulated voltage indicates the sum of all effective pulse widths (i.e., the high-level durations) in the second effective pulse signal. The effective pulse width of the first pulse signal is fixed and known. Based on the effective pulse widths of the first and second pulse signals, the time constant of the RC load on the second pixel line can be calculated, which is the product of the resistive and capacitive loads on the second pixel line. The magnitude of the RC load on the first pixel line can then be obtained from the magnitude of the RC load on the second pixel line.

[0017] In some possible implementations, the load unit is a metal line; the width of the metal line is proportional to the width of the first pixel line; the detection circuit includes a resistance detection circuit and a capacitance detection circuit; the controller is coupled to the resistance detection circuit and the capacitance detection circuit respectively; the resistance detection circuit is coupled to the metal line; the capacitance detection circuit is coupled to the first pixel line; the controller is specifically used to: control the resistance detection circuit to output a first voltage to a first end of the metal line, input a second voltage output from a second end of the metal line, and output a second feedback signal to the controller; the second feedback signal is used to indicate the resistive load of the metal line; control the capacitance detection circuit to output a third pulse signal to a first end of the first pixel line, obtain a third voltage at the second end of the first pixel line, and output a third feedback signal to the controller; the third feedback signal is used to indicate the capacitive load of the first pixel line; obtain the resistive load of the first pixel line according to the second feedback signal and the proportional relationship between the width of the metal line and the width of the first pixel line; obtain the capacitive load of the first pixel line according to the third feedback signal.

[0018] In this embodiment, the load unit can be a metal line without a coupled light-emitting diode, and the width of the metal line is proportional to the width of the first pixel line. The controller sends a second control signal to the resistance detection circuit, which instructs the resistance detection circuit to detect the resistive load of the metal line. Specifically, the resistance detection circuit outputs a first voltage with a fixed value to the first end of the metal line and inputs a second voltage from the second end of the metal line. This second voltage is the voltage after the first voltage input to the metal line has been consumed by the resistive load of the metal line. The resistive load of the metal line can be obtained based on the voltage difference between the second voltage and the first voltage, and the resistive load of the first pixel line can be obtained from the resistive load of the metal line. The controller also sends a third control signal to the capacitance detection circuit, which instructs the capacitance detection circuit to send a third pulse signal to the first end of the first pixel line, and the capacitance detection circuit acquires the voltage value at the second end of the first pixel line (i.e., the value of the third voltage). During this process, the LEDs on the first pixel line are not working, so the third pulse signal charges the parasitic capacitance of the first pixel line. The voltage at the second end of the first pixel line increases as the parasitic capacitance is charged. When the parasitic capacitance reaches its maximum value, the voltage at the second end of the first pixel line reaches its maximum value and remains fixed, i.e., the third voltage reaches its maximum value. At this point, the maximum value of the third voltage can be used to indicate the capacitive load of the first pixel line.

[0019] In some possible implementations, the processing circuit further includes a data selection switch; a drive current circuit coupled to a first input terminal of the data selection switch; a capacitance detection circuit coupled to a second input terminal of the data selection switch; an output terminal of the data selection switch coupled to a first end of the first pixel line; and a controller further configured to control the conduction between the first input terminal and the output terminal of the data selection switch, or to control the conduction between the second input terminal and the output terminal of the data selection switch.

[0020] In this embodiment, during the production of the display unit, the controller can control the connection between the second input terminal and the output terminal of the data selection switch, thereby causing the capacitance detection circuit to output a third pulse signal to the first pixel line to obtain the capacitance load of the first pixel line. After obtaining the capacitance load of the first pixel line, the controller controls the connection between the first terminal and the output terminal of the data selection switch to enable the drive current circuit to provide drive current to the first pixel line.

[0021] In some possible implementations, the resistance detection circuit is used to obtain a second feedback signal based on the difference between the second voltage and the first voltage.

[0022] In this embodiment, the controller controls the resistance detection circuit to: output a first voltage to the first end of the metal wire, input a second voltage output from the second end of the metal wire, and output a second feedback signal to the controller; the second feedback signal is used to indicate the resistive load of the metal wire. After obtaining the second voltage through the resistance detection circuit, the voltage difference between the second voltage and the first voltage can be output to the controller as the second feedback signal, or the voltage corresponding to the voltage difference between the second voltage and the first voltage can be output to the controller as the second feedback signal, or the voltage corresponding to the second voltage can be output to the controller as the second feedback signal, or a digital signal corresponding to the voltage difference between the second voltage and the first voltage can be output to the controller as the second feedback signal. The controller obtains the resistive load of the metal wire based on the received second feedback signal, and obtains the resistive load of the first pixel line based on the resistive load of the metal wire.

[0023] In some possible implementations, the capacitance detection circuit is used to obtain a third feedback signal based on the maximum value of the third voltage.

[0024] In this embodiment, the controller controls the capacitance detection circuit to: output a third pulse signal to the first end of the first pixel line, acquire a third voltage at the second end of the first pixel line, and output a third feedback signal to the controller; the third feedback signal indicates the capacitive load of the first pixel line; the resistive load of the first pixel line is obtained based on the second feedback signal and the ratio between the width of the metal line and the width of the first pixel line; the capacitive load of the first pixel line is obtained based on the third feedback signal. After the capacitance detection circuit obtains the third voltage, it can output the third voltage as the third feedback signal to the controller, or it can output a voltage corresponding to the third voltage value as the third feedback signal to the controller, or it can output a digital signal corresponding to the third voltage value as the third feedback signal to the controller. The controller obtains the size of the capacitive load of the first pixel line based on the received value of the third feedback voltage.

[0025] Secondly, embodiments of this application provide a processing method for detecting the load size of a first pixel line of a display unit based on a processing circuit; the processing circuit includes a detection circuit, a drive current circuit, and a load unit; the detection circuit is coupled to the load unit; the detection circuit is used to detect the load size of the load unit; the load size of the load unit is proportional to the load size of the first pixel line; the method includes: obtaining the load size of the first pixel line according to the proportional relationship between the load size of the load unit and the load size of the first pixel line.

[0026] In some possible implementations, the processing circuit further includes a drive current circuit; the drive current circuit is coupled to a first pixel line of the display unit; the drive current circuit is used to provide drive current to the first pixel line; the method further includes: controlling the magnitude of the drive current provided by the drive current circuit to the first pixel line according to the load magnitude of the first pixel line.

[0027] In some possible implementations, the load unit is a second pixel line; the width of the second pixel line is proportional to the width of the first pixel line; the method further includes: a control detection circuit: outputting a first pulse signal to a first end of the second pixel line; inputting a second pulse signal output from a second end of the second pixel line; outputting a first feedback signal based on the second pulse signal; the first feedback signal is used to indicate the product of the resistive load and the capacitive load of the second pixel line; and obtaining the load size of the second pixel line based on the first feedback signal and the proportional relationship between the width of the second pixel line and the width of the first pixel line.

[0028] In some possible implementations, the method specifically includes: controlling the detection circuit to obtain a first feedback signal based on the high-level duration of the second pulse signal.

[0029] In some possible implementations, the load unit is a metal line; the width of the metal line is proportional to the width of the first pixel line; the detection circuit includes a resistance detection circuit and a capacitance detection circuit; the resistance detection circuit is coupled to the metal line; the capacitance detection circuit is coupled to the first pixel line; the method specifically includes: controlling the resistance detection circuit to output a first voltage to a first end of the metal line, inputting a second voltage output from a second end of the metal line, and outputting a second feedback signal to the controller; the second feedback signal is used to indicate the resistive load of the metal line; controlling the capacitance detection circuit to output a third pulse signal to a first end of the first pixel line, acquiring a third voltage at the second end of the first pixel line, and outputting a third feedback signal to the controller; the third feedback signal is used to indicate the capacitive load of the first pixel line; obtaining the resistive load of the first pixel line based on the second feedback signal and the proportional relationship between the width of the metal line and the width of the first pixel line; obtaining the capacitive load of the first pixel line based on the third feedback signal.

[0030] In some possible implementations, the processing circuit further includes a data selection switch; a drive current circuit coupled to a first input terminal of the data selection switch; a capacitance detection circuit coupled to a second input terminal of the data selection switch; and an output terminal of the data selection switch coupled to a first end of the first pixel line. The method further includes: controlling the first input terminal of the data selection switch to conduct with the output terminal of the data selection switch, or controlling the second input terminal of the data selection switch to conduct with the output terminal of the data selection switch.

[0031] In some possible implementations, the method specifically includes: controlling the resistor detection circuit to obtain a second feedback signal based on the difference between the second voltage and the third voltage.

[0032] In some possible implementations, the method specifically includes: controlling the capacitor detection circuit to obtain a third feedback signal based on the maximum value of the third voltage.

[0033] Thirdly, embodiments of this application also provide a display device, which includes a display unit and a processing circuit as described in the first aspect above; the display unit includes a first pixel line for displaying an image; the processing circuit is coupled to the first pixel line and is used to provide a driving current to the first pixel line.

[0034] Fourthly, embodiments of this application also provide an electronic device, which includes a display device as described in the third aspect above; the display device is used to display an image.

[0035] Fifthly, embodiments of this application also provide a computer-readable storage medium including instructions that, when executed on the display device described in the third aspect or the electronic device described in the fourth aspect, cause the display device or electronic device to perform the method described in the second aspect.

[0036] The technical effects of the second, third, fourth, and fifth aspects can be referred to the relevant description of the first aspect above, and therefore will not be repeated here. Attached Figure Description

[0037] Figure 1 This is a schematic diagram of a pixel array structure provided in an embodiment of this application;

[0038] Figure 2 This is a schematic diagram of the structure of an electronic device provided in an embodiment of this application;

[0039] Figure 3 This is a schematic diagram of the structure of a display device provided in an embodiment of this application;

[0040] Figure 4 This is a schematic diagram of a processing circuit provided in an embodiment of this application;

[0041] Figure 5 This is a schematic diagram of another processing circuit provided in an embodiment of this application;

[0042] Figure 6 This is a schematic diagram of another processing circuit provided in an embodiment of this application;

[0043] Figure 7 This is a schematic diagram of another processing circuit provided in an embodiment of this application;

[0044] Figure 8 This is a schematic diagram of another processing circuit provided in an embodiment of this application;

[0045] Figure 9 This is a schematic diagram of another processing circuit provided in an embodiment of this application;

[0046] Figure 10 This is a schematic diagram of another processing circuit provided in an embodiment of this application;

[0047] Figure 11 This is a schematic diagram of another processing circuit provided in an embodiment of this application;

[0048] Figure 12 This is a schematic diagram of another processing circuit provided in an embodiment of this application;

[0049] Figure 13 This is a schematic diagram of another processing circuit provided in an embodiment of this application;

[0050] Figure 14 A flowchart illustrating a processing method provided in an embodiment of this application;

[0051] Figure 15 An example diagram of a first pulse signal and a second pulse signal provided in an embodiment of this application. Detailed Implementation

[0052] It should be noted that the terms "first" and "second" used in the embodiments of this application are only used to distinguish features of the same type and should not be construed as indicating relative importance, quantity, order, etc.

[0053] The terms "exemplary" or "for example" used in the embodiments of this application are used to indicate examples, illustrations, or descriptions. Any embodiment or design described as "exemplary" or "for example" in this application should not be construed as being more preferred or advantageous than other embodiments or designs. Specifically, the use of terms such as "exemplary" or "for example" is intended to present the relevant concepts in a specific manner.

[0054] The terms "coupling" and "connection" used in the embodiments of this application should be interpreted broadly. For example, they can refer to a physical direct connection or an indirect connection achieved through electronic devices, such as a connection achieved through resistors, inductors, capacitors or other electronic devices.

[0055] First, some basic concepts involved in the embodiments of this application will be explained:

[0056] A light-emitting diode (LED) display is a screen that displays text, graphics, images, and animations by controlling semiconductor light-emitting diodes. For example... Figure 1 As shown, it includes multiple rows of pixel lines 1, each pixel line 1 coupled with multiple light-emitting diodes (LEDs). The LEDs on the multiple rows of pixel lines 1 together form a pixel array, with each LED being a pixel in the pixel array. By providing driving current to different LEDs, the LEDs emit light to form different patterns for display. The driving time is the time required for the LEDs to emit light normally by providing driving current, and the length of the driving time is affected by the load size. Since the pixel lines 1 are made of metal, they also have equivalent resistive loads and parasitic capacitive loads, and the LEDs on the pixel lines 1 also have resistive and capacitive loads. Therefore, the driving time of an LED on a single pixel line 1 is affected by the resistive and capacitive loads on the pixel line 1, as well as the electronic and capacitive loads of the LEDs.

[0057] Due to variations in semiconductor manufacturing processes, even when manufacturing displays of the same model and specifications, the pixel line 1 specifications can differ between two different displays of the same model. For example, if a display is manufactured with an 8-micron standard line width, in the actual etching process, the pixel line 1 width of one display might be 8.5 microns, while that of the other might be 7.5 microns, a difference of 1 micron. If the pixel line 1 length is 10 centimeters for both, the difference in resistive and capacitive loads between the two displays will be significant. The driving time of the LEDs on pixel lines 1 with higher resistive and capacitive loads will be significantly longer than that on pixel lines 1 with lower resistive and capacitive loads. Furthermore, different display models have fixed refresh rates and resolutions. These fixed refresh rates and resolutions correspond to specified driving times. If the resistive and capacitive loads of pixel line 1 are too high, the driving time of the corresponding LEDs may exceed the specified driving time, resulting in abnormal display functionality.

[0058] To address the issue of excessive resistive and capacitive loads on data transmission lines causing LEDs to exceed their specified driving time, a common practice for monitors of the same model is to set the maximum driving current. This maximum driving current is designed to ensure that, within acceptable manufacturing tolerances, the LEDs on the data transmission lines with the highest resistive and capacitive loads emit light within the specified driving time. However, this approach results in all monitors having excessively high driving currents, leading to increased power consumption for all monitors of the same model. Since monitors are devices that operate for extended periods, reducing their power consumption is a critical concern in the industry. Furthermore, excessive driving current also causes greater heat generation, ultimately reducing the monitor's lifespan.

[0059] Therefore, embodiments of this application provide an electronic device, such as... Figure 2 As shown, the electronic device 2 includes a display device 3 for displaying images. For example... Figure 3 As shown, the display device 3 includes a display unit 4 and a processing circuit 5. The display unit 4 includes multiple first pixel lines 41. The processing circuit 5 is coupled to the first pixel lines 41 and is used to provide driving current to the first pixel lines 41. Figure 4 As shown, the processing circuit 5 includes a controller 51, a detection circuit 52, a drive current circuit 53, and a load unit 54. The controller 51 is coupled to both the detection circuit 52 and the drive current circuit 53. The detection circuit 52 is coupled to the load unit 54. The drive current circuit 53 is coupled to the first pixel line 41. The detection circuit 52 is used to detect the load size of the load unit 54. The drive current circuit 53 is used to provide drive current to the first pixel line 41. The load size of the load unit 54 is proportional to the load size of the first pixel line. The controller 51 is used to: obtain the load size of the first pixel line 41 based on the proportional relationship between the load size of the load unit 54 and the load size of the first pixel line 41; and control the magnitude of the drive current provided by the drive current circuit 53 to the first pixel line 41 based on the load size of the first pixel line 41.

[0060] For example, the load unit 54 can be generated simultaneously with the first pixel line 41 using the same process when manufacturing the first pixel line 41 of the display unit 4.

[0061] For example, a processing circuit 5 may include a plurality of drive current circuits 53, each drive current circuit 53 being used to provide drive current to at least one first pixel line 41.

[0062] For example, the display device 3 can be a computer monitor, mobile phone monitor, wristband monitor, television monitor, airborne monitor, advertising screen, etc.

[0063] For example, electronic device 2 can be a computer, mobile phone, watch, tablet computer, advertising machine, monitoring instrument, testing instrument, test bench, etc.

[0064] This embodiment of the application includes a load unit 54, the load size of which is proportional to the load size of the first pixel line 41. By detecting the load size of the load unit 54, the load size of the first pixel line 41 can be obtained. Then, a corresponding driving current is provided to the first pixel line 41 based on the obtained load size. This corresponding driving current is the smallest possible current while ensuring that the light-emitting diode on the first pixel line 41 emits light within a specified driving time. This embodiment of the application also includes a corresponding detection circuit 52 in the processing circuit 5 of each display device 3. The detection circuit 52 detects the load size of the load unit 54, thereby obtaining the load size of the first pixel line 41 in the display unit 4 of the display device 3. The driving current provided to the first pixel line 41 is determined based on the load size of the first pixel line 41. In this way, the driving current can be minimized while ensuring that the light-emitting diode on the first pixel line 41 emits light within a specified driving time, thereby reducing the power consumption of the display unit 4.

[0065] In some possible implementations, such as Figure 5 As shown, the load unit 54 is the second pixel line 42; the width of the second pixel line 42 is proportional to the width of the first pixel line 41; the controller 51 is also used to: control the detection circuit 52 to: output a first pulse signal to the first end of the second pixel line 42; input the second pulse signal output from the second end of the second pixel line 42; output a first feedback signal to the controller 51 according to the second pulse signal; the first feedback signal is used to indicate the product of the resistive load and the capacitive load of the second pixel line 42; and obtain the load size of the second pixel line 42 according to the first feedback signal and the proportional relationship between the width of the second pixel line 42 and the width of the first pixel line 41.

[0066] For example, the second pixel line 42 is a pixel line that is generated on the display unit 4 using the same process as the first pixel line 41.

[0067] For example, such as Figure 6 As shown, the second pixel line 42 can be composed of two dummy pixel lines, with the second ends of the two dummy pixel lines coupled together; the first ends of the two dummy pixel lines serve as the first end of the second pixel line 42 and the second end of the second pixel line 42, respectively.

[0068] In some possible implementations, the detection circuit 52 is used to obtain a first feedback signal based on the high-level duration of the second pulse signal.

[0069] In some possible implementations, such as Figure 7 As shown, the load unit 54 is a metal line 43; the width of the metal line 43 is proportional to the width of the first pixel line 41; the detection circuit 52 includes a resistance detection circuit 521 and a capacitance detection circuit 522; the controller 51 is coupled to the resistance detection circuit 521 and the capacitance detection circuit 522 respectively; the resistance detection circuit 521 is coupled to the metal line 43; the capacitance detection circuit 522 is coupled to the first pixel line 41; the controller 51 is specifically used to: control the resistance detection circuit 521 to output a first voltage to the first end of the metal line 43, input a second voltage output from the second end of the metal line 43, and output a second feedback signal to the controller 51; the second feedback signal is used to indicate the resistive load of the metal line 43. The control capacitance detection circuit 522 outputs a third pulse signal to the first end of the first pixel line 41, obtains the third voltage at the second end of the first pixel line 41, and outputs a third feedback signal to the controller 51; the third feedback signal is used to indicate the capacitive load of the first pixel line 41; the resistive load of the first pixel line 41 is obtained according to the second feedback signal and the ratio between the width of the metal line 43 and the width of the first pixel line 41; the capacitive load of the first pixel line 41 is obtained according to the third feedback signal.

[0070] In some possible implementations, such as Figure 8 As shown, the processing circuit 5 also includes a data selection switch 55; a drive current circuit 53 is coupled to the first input terminal of the data selection switch 55; a capacitance detection circuit 522 is coupled to the second input terminal of the data selection switch 55; the output terminal of the data selection switch 55 is coupled to the first end of the first pixel line 41; the controller 51 is also used to control the conduction between the first input terminal of the data selection switch 55 and the output terminal of the data selection switch 55, or to control the conduction between the second input terminal of the data selection switch 55 and the output terminal of the data selection switch 55.

[0071] In some possible implementations, the resistance detection circuit 521 is used to obtain a second feedback signal based on the difference between the second voltage and the third voltage.

[0072] In some possible implementations, the capacitance detection circuit 522 is used to obtain a third feedback signal based on the maximum value of the third voltage.

[0073] In some possible implementations, such as Figure 9 , Figure 10 As shown, the processing circuit 5 also includes a digital front-end circuit 56. The controlled terminal of the digital front-end circuit 56 is coupled to the controller 51, and the output control terminal of the digital front-end circuit 56 is coupled to the light-emitting diode on the first pixel line 41. The digital front-end circuit 56 is used to input digital control signals and control the corresponding light-emitting diode to emit light according to the digital control signals.

[0074] In some possible implementations, such as Figure 11 As shown, the display device 3 also includes an interface circuit 6, and the processing circuit 5 is coupled to the interface circuit 6.

[0075] For example, the processing circuit 5 can be coupled to other devices inside the display device 3 via the interface circuit 6, or it can be coupled to other devices outside the display device 3 via the interface circuit 6.

[0076] In some possible implementations, such as Figure 12 As shown, the processing circuit 5 also includes a communication chip 57, and the controller 51 is coupled to the communication chip 57.

[0077] In some possible implementations, such as Figure 13 As shown, the processing circuit 5 also includes a power supply circuit 58, which is used to receive the power supply current and supply power to at least one of the controller 51, the detection circuit 52, the drive current circuit 53, the digital front-end circuit 56, and the communication chip 57.

[0078] Based on the above, Figure 4 , Figure 5 , Figure 6 , Figure 7 , Figure 8 , Figure 9 , Figure 10 , Figure 11 , Figure 12 , Figure 13 The processing circuit 5 shown can be used to implement, for example... Figure 14 The processing method shown includes steps S110-S120:

[0079] Step S110: Obtain the load size of the load unit 54 according to the detection circuit 52 and obtain the load size of the first pixel line 41.

[0080] In this embodiment, because the first pixel line 41 needs to emit light, it is difficult to connect a detection circuit on the first pixel line 41 to form a closed loop, thereby directly detecting the load size of the first pixel line 41. This would greatly increase the complexity of the system and affect the display performance of the display unit 4. Therefore, a load unit 54 needs to be generated, the load size of which is proportional to the load size of the first pixel line 41. Then, a closed circuit loop is formed on the load unit 54 by the detection circuit 52 to obtain the load size of the load unit 54. In subsequent steps, the load size of the first pixel line 41 is obtained according to the proportional relationship between the load size of the load unit 54 and the load size of the first pixel line 41.

[0081] In some possible implementations, the load unit 54 is integrally manufactured on the display unit 4 with the first pixel line 41 using the same process as the display unit 4 during semiconductor manufacturing.

[0082] Existing methods can obtain a load unit 54 whose load size is proportional to the load size of the first pixel line 41 in many ways. However, to ensure the accuracy of the proportional relationship between the load unit 54 and the first pixel line 41, very complex or rigorous verification is often required. In the embodiments of this application, although there may be errors in the fabrication of different display units 4 when using semiconductor processes to manufacture the display unit 4, for the same display unit 4, the first pixel line 41 on the same display unit 4 is simultaneously etched using the same equipment, materials, under the same environment, and with the same mold. Therefore, the error of the first pixel line 41 on the same display unit 4 is almost consistent. When generating the first pixel line 41, the load unit 54 is generated simultaneously. At this time, the process error of the load unit 54 is consistent with the process error of the first pixel line 41. Through the embodiments of this application, a load unit 54 whose load size is proportional to the load size of the first pixel line 41 can be obtained relatively easily.

[0083] In some possible implementations, such as Figure 5 As shown, the load unit 54 is the second pixel line 42; the width of the second pixel line 42 is proportional to the width of the first pixel line 41; the controller 51 is also used to: control the detection circuit 52 to: output a first pulse signal to the first end of the second pixel line 42; input the second pulse signal output from the second end of the second pixel line 42; output a first feedback signal to the controller 51 according to the second pulse signal; the first feedback signal is used to indicate the product of the resistive load and the capacitive load of the second pixel line 42; and obtain the load size of the second pixel line 42 according to the first feedback signal and the proportional relationship between the width of the second pixel line 42 and the width of the first pixel line 41.

[0084] In this embodiment, the load unit 54 can be a second pixel line 42. When the first pixel line 41 is prepared, the second pixel line 42 is simultaneously prepared on the display unit 4. The first pixel line 41 is used for display, and the second pixel line 42 does not participate in the display operation. A closed loop is formed on the second pixel line 42 by the detection circuit 52. The controller 51 outputs a first control signal to the detection circuit 52, which instructs the detection circuit 52 to detect the load size of the second pixel line 42. After the first control signal is input, the detection circuit 52 begins detection, specifically by outputting a first pulse signal to the first end of the second pixel line 42, such as... Figure 15As shown, the first pulse signal is a pulse signal with a fixed effective pulse width of A. After the first pulse signal is input to the first end of the second pixel line 42, since the light-emitting diode on the second pixel line 42 does not participate in the operation, the resistive and capacitive loads of the second pixel line consume the first pulse signal, resulting in the second pulse signal output from the second end of the second pixel line 42, as shown. Figure 15 As shown, the second pulse signal is the pulse signal obtained after the first pulse signal is consumed by the load on the second pixel line 42. Its effective pulse width is B, which is shorter than the effective pulse width A. After the detection circuit 52 receives the second pulse signal output from the second end of the second pixel line 42, it can accumulate the high level of the second pulse signal to obtain an accumulated voltage based on the effective pulse width of the second pulse signal. The value of this accumulated voltage indicates the sum of all effective pulse widths (i.e., the duration of the high level) in the second effective pulse signal. The effective pulse width of the first pulse signal is fixed and known. Based on the effective pulse widths of the first and second pulse signals, the time constant of the RC load on the second pixel line 42 can be calculated, which is the product of the resistive load and the capacitive load on the second pixel line 42. The magnitude of the RC load of the first pixel line 41 can be obtained based on the magnitude of the RC load of the second pixel line 42.

[0085] For example, the width of the second pixel line 42 can be equal to the width of the first pixel line 41.

[0086] For example, when fabricating the first pixel line 41 using semiconductor technology, dummy pixel lines are often fabricated simultaneously on the display unit 4. These dummy pixel lines are manufactured using the same specifications as the first pixel line 41, but they do not participate in actual light emission. Therefore, for display units 4 with dummy pixel lines, in practical applications, the dummy pixel lines are often located at the edge of the display unit 4. They can be used for auxiliary testing, etc., or to ensure that no first pixel line 41 is located at the edge of the display unit 4 when fabricating the first pixel line 41 using semiconductor technology. In this embodiment, the dummy pixel line can be directly used as the second pixel line 42 for detection, without the need to fabricate a new pixel line as the second pixel line 42.

[0087] For example, two adjacent dummy pixel lines can be used, with the second ends of the two dummy pixel lines shorted together by a jumper wire. The first ends of the two dummy pixel lines serve as the first and second ends of the second pixel line 42, respectively, for coupling with the detection circuit 52. In this case, the width of the second pixel line 42 is the same as that of the first pixel line 41, and the length is twice the length of the first pixel line 41.

[0088] For example, after the detection circuit 52 receives the second pulse signal, it obtains the accumulated voltage through the second pulse signal. The accumulated voltage can be fed back to the controller 51 as a first feedback signal, or a voltage with a corresponding value can be output based on the accumulated voltage as a first feedback signal fed back to the controller 51. Alternatively, a digital signal with a corresponding value can be output based on the accumulated voltage as a first feedback signal fed back to the controller 51.

[0089] In this embodiment, when the first feedback signal is a voltage signal, the effective pulse width of the second pulse signal is indicated based on the magnitude of the voltage signal. When the first feedback signal is a digital signal, the effective pulse width of the second pulse signal is indicated based on the value of the digital signal.

[0090] In some possible implementations, such as Figure 7 As shown, the load unit 54 is a metal line 43; the width of the metal line 43 is proportional to the width of the first pixel line 41; the detection circuit 52 includes a resistance detection circuit 521 and a capacitance detection circuit 522; the controller 51 is coupled to the resistance detection circuit 521 and the capacitance detection circuit 522 respectively; the resistance detection circuit 521 is coupled to the metal line 43; the capacitance detection circuit 522 is coupled to the first pixel line 41; the controller 51 is specifically used to: control the resistance detection circuit 521 to output a first voltage to the first end of the metal line 43, input a second voltage output from the second end of the metal line 43, and output a second feedback signal to the controller 51; the second feedback signal is used to indicate the resistive load of the metal line 43. The control capacitance detection circuit 522 outputs a third pulse signal to the first end of the first pixel line 41, obtains the third voltage at the second end of the first pixel line 41, and outputs a third feedback signal to the controller 51; the third feedback signal is used to indicate the capacitive load of the first pixel line 41; the resistive load of the first pixel line 41 is obtained according to the second feedback signal and the ratio between the width of the metal line 43 and the width of the first pixel line 41; the capacitive load of the first pixel line 41 is obtained according to the third feedback signal.

[0091] In this embodiment, the load unit 54 can be a metal line 43 without a coupled light-emitting diode, and the width of the metal line 43 is proportional to the width of the first pixel line 41. The controller 51 sends a second control signal to the resistance detection circuit 521, which instructs the resistance detection circuit 521 to detect the resistive load of the metal line 43. Specifically, the resistance detection circuit 521 outputs a first voltage with a fixed value to the first end of the metal line 43 and inputs a second voltage output by the metal line 43 from the second end of the metal line 43. This second voltage is the voltage after the first voltage input to the metal line 43 has been consumed by the resistive load of the metal line 43. Based on the voltage difference between the second voltage and the first voltage, the resistive load of the metal line 43 can be obtained, and the resistive load of the first pixel line 41 can be obtained from the resistive load of the metal line 43. The controller 51 also sends a third control signal to the capacitance detection circuit 522. This third control signal instructs the capacitance detection circuit 522 to send a third pulse signal to the first end of the first pixel line 41, and the capacitance detection circuit 522 acquires the voltage value at the second end of the first pixel line 41 (i.e., the value of the third voltage). During this process, the light-emitting diode on the first pixel line 41 is not working, so the third pulse signal charges the parasitic capacitance of the first pixel line 41. The voltage value at the second end of the first pixel line 41 increases as the parasitic capacitance is charged. When the parasitic capacitance reaches its maximum value, the voltage value at the second end of the first pixel line 41 reaches its maximum value and remains fixed, i.e., the third voltage reaches its maximum value. At this time, the maximum value of the third voltage can be used to indicate the capacitive load of the first pixel line 41.

[0092] For example, after the resistance detection circuit 521 obtains the second voltage, it can output the voltage difference between the second voltage and the first voltage as a second feedback signal to the controller 51, or output the voltage corresponding to the voltage difference between the second voltage and the first voltage as a second feedback signal to the controller 51, or output the second voltage as a second feedback signal to the controller 51, or output the voltage corresponding to the second voltage value as a second feedback signal to the controller 51, or output the digital signal corresponding to the voltage difference between the second voltage and the first voltage as a second feedback signal to the controller 51. The controller 51 obtains the resistive load of the metal line 43 based on the received second feedback signal, and obtains the resistive load of the first pixel line 41 based on the resistive load of the metal line 43.

[0093] For example, the width of the metal line 43 can be equal to the width of the first pixel line 41.

[0094] In this embodiment, when the width of the metal line 43 is equal to the width of the first pixel line 41, the ratio between the resistive load of the metal line 43 and the resistive load of the first pixel line 41 is equal to the length ratio. Since both the length of the metal line 43 and the length of the first pixel line 41 are relatively long, the length error between them can be ignored. Taking an example where both widths are 8 micrometers, the length of the metal line 43 is 20 centimeters, and the length of the first pixel line 41 is 10 centimeters. Even if there is an error of a few micrometers between them, it can be ignored. Therefore, when the widths are set to be equal, the proportional relationship is more accurate.

[0095] For example, after the capacitance detection circuit 522 obtains the third voltage, it can output the third voltage as a third feedback signal to the controller 51, or it can output a voltage corresponding to the third voltage value as a third feedback signal to the controller 51, or it can output a digital signal corresponding to the third voltage value as a third feedback signal to the controller 51. The controller 51 obtains the capacitive load of the first pixel line 41 based on the received value of the third feedback voltage.

[0096] In some possible implementations, such as Figure 8 As shown, the processing circuit 5 also includes a data selection switch 55; a drive current circuit 53 is coupled to the first input terminal of the data selection switch 55; a capacitance detection circuit 522 is coupled to the second input terminal of the data selection switch 55; the output terminal of the data selection switch 55 is coupled to the first end of the first pixel line 41; the controller 51 is also used to control the conduction between the first input terminal of the data selection switch 55 and the output terminal of the data selection switch 55, or to control the conduction between the second input terminal of the data selection switch 55 and the output terminal of the data selection switch 55.

[0097] In this embodiment, during the production of the display device 3, the controller 51 controls the connection between the second input terminal and the output terminal of the data selection switch 55, thereby causing the capacitance detection circuit 522 to output a third pulse signal to the first pixel line 41 to obtain the capacitance load of the first pixel line 41. After obtaining the capacitance load of the first pixel line 41, the controller 51 controls the connection between the first terminal and the output terminal of the data selection switch 55, so that the drive current circuit 53 can provide drive current to the first pixel line 41.

[0098] Step S120: Control the magnitude of the driving current provided by the driving current circuit 53 to the first pixel line 41 according to the load size of the first pixel line 41.

[0099] In some possible implementations, the drive current circuit 53 can adjust the magnitude of the provided drive current. The controller 51 sends a fourth control signal to the drive current circuit 53 according to the resistive-capacitive load of the first pixel line 41, the fourth control signal being used to instruct the drive current circuit 53 to provide a drive current of a corresponding magnitude.

[0100] In some possible implementations, the controller 51 sends a fourth control signal to the drive current circuit 53 based on the resistive load and capacitive load of the first pixel line 41. The fourth control signal is used to instruct the drive current circuit 53 to provide a drive current of a corresponding magnitude.

[0101] For example, the fourth control signal can be a digital signal, and different values ​​of the digital signal correspond to different driving currents.

[0102] For example, the drive current circuit 53 can generate multiple currents of different magnitudes, and select one of the currents as the drive current to be provided to the first pixel line 41 by means of the indication of the fourth control signal.

[0103] For example, the drive current circuit 53 can generate multiple currents, the magnitudes of which may be the same or different, and select at least one of the currents as the drive current to be provided to the first pixel line 41 by the indication of the fourth control signal.

[0104] For example, after the display device 3 is manufactured and shipped, the load of the first pixel line 41 may change due to different environments. For instance, in a high-temperature environment, the resistive load of the first pixel line 41 and the load unit 54 may change. In this case, the driving current set before shipping may not be sufficient for the LED to operate normally. Therefore, the controller 51 can re-detect the load of the first pixel line 41 and adjust the driving current accordingly. For example, if... Figure 8 As shown, the controller 51 can control the connection between the second terminal of the data selection switch 55 and the output terminal of the data selection switch 55 to control the capacitor detection circuit 522 to output a third pulse signal to the first pixel line 41, thereby obtaining the capacitive load of the first pixel line 41.

[0105] In some possible implementations, such as Figure 9 , Figure 10 As shown, the processing circuit 5 also includes a digital front-end circuit 56. The controlled terminal of the digital front-end circuit 56 is coupled to the controller 51, and the output control terminal of the digital front-end circuit 56 is coupled to the light-emitting diode on the first pixel line 41. The digital front-end circuit 56 is used to input digital control signals and control the corresponding light-emitting diode to emit light according to the digital control signals.

[0106] For example, the digital front-end circuit 56 can control the operating state of a row of light-emitting diodes with a signal, or it can control the operating state of a single light-emitting diode with a signal.

[0107] In the embodiments of this application, such as Figure 9 , Figure 10 As shown, the driving current circuit 53 provides driving current to the first pixel line 41 of the corresponding row. The controller 51 outputs a digital control signal to the digital front-end circuit 56, controlling whether the digital front-end circuit 56 operates. When the digital front-end circuit 56 operates, it outputs a control signal to the corresponding light-emitting diode (LED) based on the received digital signal. This control signal controls whether the corresponding LED is connected to the first pixel line 41, thus emitting light. Different LEDs can emit light to form different patterns. Simultaneously, the digital front-end circuit 56 can be used to control the LED's emission color, emission duration, and emission intensity.

[0108] In some possible implementations, such as Figure 11 As shown, the display device 3 also includes an interface circuit 6, and the processing circuit 5 is coupled to the interface circuit 6.

[0109] For example, the processing circuit 5 can be coupled to other devices inside the display device 3 via the interface circuit 6, or it can be coupled to other devices outside the display device 3 via the interface circuit 6.

[0110] For example, the controller 51 can be coupled to other devices inside the display device 3 through the interface circuit 6, or it can be coupled to other devices outside the display device 3 through the interface circuit 6.

[0111] For example, the digital front-end circuit 56 receives digital signals through the interface circuit 6 and controls the light-emitting state of the corresponding light-emitting diodes according to the digital signals.

[0112] In some possible implementations, such as Figure 12 As shown, the processing circuit 5 also includes a communication chip 57, and the controller 51 is coupled to the communication chip 57.

[0113] For example, the controller 51 can interact with external control devices, perform wireless control, etc. via the communication chip 57.

[0114] This application provides a processing circuit, processing method, display device, and electronic device. The processing circuit includes a load unit and a detection circuit. The load size of the load unit is proportional to the load size of a first pixel line. The detection circuit obtains the load size of the load unit, thereby determining the load size of the first pixel line. Based on the load size of the first pixel line, a drive current circuit is controlled to provide a corresponding drive current to the first pixel line. This drive current is minimized while ensuring that the light-emitting diode on the first pixel line emits light within the drive time. The solution described in this application minimizes display power consumption during normal operation of the display device, and simultaneously reduces heat generation by reducing power consumption, thereby extending the lifespan of the display device.

[0115] This application also provides a computer-readable storage medium including instructions that, when executed on the display device or electronic device described in the above embodiments, cause the display device or electronic device to perform the following... Figure 14 Methods of recording.

[0116] The controller involved in the embodiments of this application can be a chip. For example, it can be a field programmable gate array (FPGA), an application specific integrated circuit (ASIC), a system on chip (SoC), a central processor unit (CPU), a network processor (NP), a digital signal processor (DSP), a microcontroller unit (MCU), a programmable logic device (PLD), or other integrated chips.

[0117] The memory involved in the embodiments of this application can be volatile memory or non-volatile memory, or may include both volatile and non-volatile memory. The non-volatile memory can be read-only memory (ROM), programmable read-only memory (PROM), erasable programmable read-only memory (EPROM), electrically erasable programmable read-only memory (EEPROM), or flash memory. The volatile memory can be random access memory (RAM), which is used as an external cache. By way of example, but not limitation, many forms of RAM are available, such as static random access memory (SRAM), dynamic random access memory (DRAM), synchronous dynamic random access memory (SDRAM), double data rate synchronous dynamic random access memory (DDR SDRAM), enhanced synchronous dynamic random access memory (ESDRAM), synchronous linked dynamic random access memory (SLDRAM), and direct rambus RAM (DR RAM). It should be noted that the memory used in the systems and methods described herein is intended to include, but is not limited to, these and any other suitable types of memory.

[0118] It should be understood that in the various embodiments of this application, the order of the above-mentioned processes does not imply the order of execution. The execution order of each process should be determined by its function and internal logic, and should not constitute any limitation on the implementation process of the embodiments of this application.

[0119] Those skilled in the art will recognize that the modules and algorithm steps of the various examples described in conjunction with the embodiments disclosed herein can be implemented in electronic hardware, or a combination of computer software and electronic hardware. Whether these functions are implemented in hardware or software depends on the specific application and design constraints of the technical solution. Those skilled in the art can use different methods to implement the described functions for each specific application, but such implementation should not be considered beyond the scope of this application.

[0120] Those skilled in the art will understand that, for the sake of convenience and brevity, the specific working processes of the systems, devices, and modules described above can be referred to the corresponding processes in the foregoing method embodiments, and will not be repeated here.

[0121] In the several embodiments provided in this application, it should be understood that the disclosed systems, devices, and methods can be implemented in other ways. For example, the device embodiments described above are merely illustrative; for instance, the division of modules is only a logical functional division, and in actual implementation, there may be other division methods. For example, multiple modules or components may be combined or integrated into another device, or some features may be ignored or not executed. Furthermore, the coupling or direct coupling or communication connection shown or discussed may be through some interfaces; the indirect coupling or communication connection between devices or modules may be electrical, mechanical, or other forms.

[0122] The modules described as separate components may or may not be physically separate. The components shown as modules may or may not be physical modules; that is, they may be located on one device or distributed across multiple devices. Some or all of the modules can be selected to achieve the purpose of this embodiment according to actual needs.

[0123] In addition, the functional modules in the various embodiments of this application can be integrated into one device, or each module can exist physically separately, or two or more modules can be integrated into one device.

[0124] In the above embodiments, implementation can be achieved, in whole or in part, through software, hardware, firmware, or any combination thereof. When implemented using software programs, implementation can be, in whole or in part, in the form of a computer program product. This computer program product includes one or more computer instructions. When the computer program instructions are loaded and executed on a computer, all or part of the processes or functions described in the embodiments of this application are generated. The computer can be a general-purpose computer, a special-purpose computer, a computer network, or other programmable device. The computer instructions can be stored in a computer-readable storage medium or transmitted from one computer-readable storage medium to another. For example, the computer instructions can be transmitted from one website, computer, server, or data center to another website, computer, server, or data center via wired (e.g., coaxial cable, fiber optic, Digital Subscriber Line (DSL)) or wireless (e.g., infrared, wireless, microwave, etc.) means. The computer-readable storage medium can be any available medium accessible to a computer or a data storage device containing one or more servers, data centers, etc., that can be integrated with the medium. The available media can be magnetic media (e.g., floppy disks, hard disks, magnetic tapes), optical media (e.g., DVDs), or semiconductor media (e.g., solid-state drives (SSDs)).

[0125] The above description is merely a specific embodiment of this application, but the scope of protection of this application is not limited thereto. Any variations or substitutions that can be easily conceived by those skilled in the art within the scope of the technology disclosed in this application should be included within the scope of protection of this application. Therefore, the scope of protection of this application should be determined by the scope of the claims.

Claims

1. A processing circuit, characterized in that, The processing circuit is used to obtain the load size of the first pixel line of the display unit; the processing circuit includes a detection circuit and a load unit; the detection circuit is coupled to the load unit; the detection circuit is used to detect the load size of the load unit; the load size of the load unit is proportional to the load size of the first pixel line; The processing circuit further includes a controller, and the load unit is a second pixel line; the width of the second pixel line is proportional to the width of the first pixel line. The detection circuit is used to output a first pulse signal to the first end of the second pixel line; Input the second pulse signal output from the second end of the second pixel line; Based on the second pulse signal, a first feedback signal is output to the controller; The first feedback signal is used to indicate the product of the resistive load and the capacitive load of the second pixel line; The controller is used to determine the load size of the second pixel line based on the first feedback signal and the ratio of the width of the second pixel line to the width of the first pixel line.

2. The circuit according to claim 1, characterized in that, The processing circuit further includes a drive current circuit; the controller is coupled to the drive current circuit and the detection circuit respectively; the drive current circuit is coupled to the first pixel line of the display unit; the drive current circuit is used to provide drive current to the first pixel line; the controller is used to: The load size of the first pixel line is obtained based on the load size of the load unit; The magnitude of the driving current supplied by the driving current circuit to the first pixel line is controlled according to the load size of the first pixel line.

3. The circuit according to claim 1, characterized in that, The second pixel line includes two dummy pixel lines; the width of the dummy pixel line is equal to the width of the first pixel line; the second ends of the two dummy pixel lines are coupled; the first ends of the two dummy pixel lines serve as the first end and the second end of the second pixel line, respectively.

4. The circuit according to claim 1, characterized in that, The detection circuit is used to obtain the first feedback signal based on the high-level duration of the second pulse signal.

5. The circuit according to claim 2, characterized in that, The load unit is a metal line; the width of the metal line is proportional to the width of the first pixel line; the detection circuit includes a resistance detection circuit and a capacitance detection circuit; the controller is coupled to the resistance detection circuit and the capacitance detection circuit respectively; the resistance detection circuit is coupled to the metal line; the capacitance detection circuit is coupled to the first pixel line; The resistance detection circuit is used to output a first voltage to the first end of the metal wire, input a second voltage output from the second end of the metal wire, and output a second feedback signal to the controller; The second feedback signal is used to indicate the resistive load of the metal wire; The capacitance detection circuit is used to output a third pulse signal to the first end of the first pixel line, obtain a third voltage at the second end of the first pixel line, and output a third feedback signal to the controller; the third feedback signal is used to indicate the capacitive load of the first pixel line. The controller is used to obtain the resistive load of the first pixel line based on the second feedback signal and the ratio of the width of the metal line to the width of the first pixel line; and to obtain the capacitive load of the first pixel line based on the third feedback signal.

6. The circuit according to claim 5, characterized in that, The processing circuit further includes a data selection switch; the driving current circuit is coupled to the first input terminal of the data selection switch; the capacitance detection circuit is coupled to the second input terminal of the data selection switch; and the output terminal of the data selection switch is coupled to the first end of the first pixel line. The controller is also used to control the connection between the first input terminal of the data selection switch and the output terminal of the data selection switch, or to control the connection between the second input terminal of the data selection switch and the output terminal of the data selection switch.

7. The circuit according to claim 5 or 6, characterized in that, The resistance detection circuit is used to obtain the second feedback signal based on the difference between the second voltage and the third voltage.

8. The circuit according to claim 5, characterized in that, The capacitance detection circuit is used to obtain the third feedback signal based on the maximum value of the third voltage.

9. A processing method, characterized in that, The processing circuit is used to detect the load size of a first pixel line of the display unit; the processing circuit includes a detection circuit and a load unit; the detection circuit is coupled to the load unit; the detection circuit is used to detect the load size of the load unit; the load size of the load unit is proportional to the load size of the first pixel line; The method includes: The load size of the first pixel line is obtained based on the ratio between the load size of the load unit and the load size of the first pixel line; The load unit is a second pixel line; the width of the second pixel line is proportional to the width of the first pixel line; the method further includes: The detection circuit is controlled to: output a first pulse signal to the first end of the second pixel line; input a second pulse signal output from the second end of the second pixel line; and output a first feedback signal based on the second pulse signal. The first feedback signal is used to indicate the product of the resistive load and the capacitive load of the second pixel line. The load size of the second pixel line is obtained based on the first feedback signal and the ratio of the width of the second pixel line to the width of the first pixel line.

10. The method according to claim 9, characterized in that, The processing circuit further includes a drive current circuit; the drive current circuit is coupled to the first pixel line of the display unit; the drive current circuit is used to provide drive current to the first pixel line; The method further includes: The magnitude of the driving current supplied by the driving current circuit to the first pixel line is controlled according to the load size of the first pixel line.

11. The method according to claim 9, characterized in that, The method specifically includes: controlling the detection circuit to obtain the first feedback signal based on the high-level duration of the second pulse signal.

12. The method according to claim 10, characterized in that, The load unit is a metal wire; the width of the metal wire is proportional to the width of the first pixel line; the detection circuit includes a resistance detection circuit and a capacitance detection circuit. The resistance detection circuit is coupled to the metal wire; The capacitance detection circuit is coupled to the first pixel line; The method specifically includes: The resistance detection circuit is controlled to output a first voltage to the first end of the metal wire, input a second voltage output from the second end of the metal wire, and obtain a second feedback signal; the second feedback signal is used to indicate the resistive load of the metal wire. The capacitance detection circuit is controlled to output a third pulse signal to the first end of the first pixel line, obtain a third voltage at the second end of the first pixel line, and obtain a third feedback signal; the third feedback signal is used to indicate the capacitive load of the first pixel line. The resistive load of the first pixel line is obtained based on the second feedback signal and the ratio between the width of the metal line and the width of the first pixel line; the capacitive load of the first pixel line is obtained based on the third feedback signal.

13. The method according to claim 12, characterized in that, The processing circuit further includes a data selection switch; the drive current circuit is coupled to the first input terminal of the data selection switch; and the capacitance detection circuit is coupled to the second input terminal of the data selection switch. The output terminal of the data selection switch is coupled to the first terminal of the first pixel line; The method further includes: The first input terminal of the data selection switch is connected to the output terminal of the data selection switch, or the second input terminal of the data selection switch is connected to the output terminal of the data selection switch.

14. The method according to claim 12 or 13, characterized in that, The method specifically includes: The second feedback signal is obtained based on the difference between the second voltage and the third voltage.

15. The method according to claim 12, characterized in that, The method specifically includes: The third feedback signal is obtained based on the maximum value of the third voltage.

16. A display device, characterized in that, The device includes a display unit and a processing circuit as described in any one of claims 1-8; the display unit includes a first pixel line for displaying an image; and the processing circuit is used to obtain the load size of the first pixel line.

17. An electronic device, characterized in that, Includes the display device as described in claim 16; the display device is used to display images.

18. A computer-readable storage medium, characterized in that, The computer-readable storage medium includes instructions that, when executed on a display device as claimed in claim 16 or an electronic device as claimed in claim 17, cause the display device or the electronic device to perform the method as claimed in any one of claims 9-15.

Citation Information

Patent Citations

  • Display device

    US20220044641A1