Display array substrate, display panel and display device

By connecting the pixel electrodes of multiple columns of pixel units of the same color to the same data line on the display array substrate, and setting multiple common electrode lines and shielding lines, the problems of high power consumption and inability to drive multiple rows of pixel units at the same time in DRD driving technology are solved, realizing low power consumption and flexible multi-line display.

CN117496919BActive Publication Date: 2026-03-20CHANGSHA HKC OPTOELECTRONICS CO LTD +1
View PDF 5 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2023-12-12
Publication Date
2026-03-20

AI Technical Summary

Technical Problem

Existing DRD driving technology results in excessive power consumption and cannot drive multiple rows of pixel units simultaneously, thus failing to implement driving methods such as DLG or HSR.

Method used

By connecting the pixel electrodes of multiple columns of pixel units of the same color to the same data line and setting multiple common electrode lines and shielding lines, it is ensured that the same data line drives multiple columns of pixel units of the same color, and that multiple rows of pixel units are driven by a single scan drive line at the same time.

Benefits of technology

It effectively reduces the risk of uneven display colors, reduces power consumption, and enables the display of multiple rows of pixel units to be driven at the same time. It supports driving methods such as DLG and HSR, improving the flexibility of display panel usage.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN117496919B_ABST
    Figure CN117496919B_ABST
Patent Text Reader

Abstract

Embodiments of the present application relate to a display array substrate, a display panel and a display device. The display array substrate comprises: a pixel unit array, a first preset number of groups of data lines, and a second preset number of common electrode lines. The second preset number of common electrode lines are configured to receive an input common reference voltage. The pixel unit array comprises a plurality of sub-arrays, each sub-array corresponding to a group of data lines. Each sub-array comprises N times the number of data lines in the corresponding group of data lines. Each group of data lines in the first preset number of groups of data lines comprises data lines respectively located between two columns of pixels. Each data line is connected to the pixel electrodes of N columns of same-color pixel units to simultaneously drive the N columns of same-color pixel units. Embodiments of the present application make the charging rates of multiple columns of same-color pixel units the same, thereby effectively reducing the risk of uneven display color. In addition, it is helpful to realize input of the same scan driving signal to multiple scan driving lines.
Need to check novelty before this filing date? Find Prior Art

Description

TECHNICAL FIELD

[0001] The present application relates to the technical field of display, in particular to a display array substrate, a display panel and a display device. BACKGROUND

[0002] Most of the liquid crystal display is a backlight type liquid crystal display, which includes a shell, a liquid crystal display panel arranged in the shell and a backlight module arranged in the shell. The liquid crystal display needs to be normally displayed by the light source provided by the backlight module.

[0003] Generally, the liquid crystal display panel is formed by bonding two glass substrates (Array Glass and Color Filter Glass), and liquid crystal is filled between the two glass substrates. Pixel electrodes and common electrodes are arranged on the opposite inner sides of the two glass substrates, respectively. The rotation direction of the liquid crystal molecules is controlled by the voltage field strength to refract the light of the backlight module to generate a picture.

[0004] DRD (Double Rate Driving) refers to driving two pixel units by the same data line, so as to reduce the number of data lines. The current DRD driving technology usually drives two adjacent pixel units by one data line. Since the two adjacent pixel units are different colors, the scanning frequency of each row of pixel units needs to be doubled in order to drive the pixel units of different colors at different times, thereby causing high power consumption. In addition, the existing DRD driving technology needs two gate driving lines for the same row of pixel units, so it cannot drive multiple rows of pixel units to display at the same time, that is, it cannot realize DLG (Dual Line gate) and HSR driving modes. SUMMARY

[0005] In view of this, in order to solve the above-mentioned part or all of the technical problems, the embodiments of the present application provide a display array substrate, a display panel and a display device.

[0006] In a first aspect, the embodiments of the present application provide a display array substrate, which comprises: a pixel unit array, a first preset number of groups of data lines, and a second preset number of common electrode lines; the second preset number of common electrode lines are used for receiving an input common reference voltage; the pixel unit array comprises a plurality of sub-arrays, each sub-array corresponds to a group of data lines, and each sub-array comprises N times the number of data lines in the corresponding group of data lines, where N is an integer greater than or equal to two; each group of data lines in the first preset number of groups of data lines comprises data lines located between two pixel columns, and each data line is connected with the pixel electrodes of N columns of pixel units of the same color to simultaneously drive N columns of pixel units of the same color.

[0007] In a possible implementation, the second preset number of common electrode lines includes a plurality of first common electrode lines and a plurality of second common electrode lines, the plurality of second common electrode lines are distributed between each column of the pixel unit array in which no data line is arranged, and the plurality of first common electrode lines are perpendicular to the plurality of second common electrode lines.

[0008] In a possible implementation, the pixel electrode of each pixel unit in the pixel unit array is connected to a target data line by a wire crossing at least one data line or at least one common electrode line, and by a via arranged in a range of a non-opening region of a pixel unit adjacent to the target data line.

[0009] In a possible implementation, the display array substrate further includes a third preset number of shielding lines, the third preset number of shielding lines are connected to the second preset number of common electrode lines, each shielding line in the third preset number of shielding lines corresponds to a data line, and a projection of each shielding line on a plane in which the pixel unit array is located covers a projection of the corresponding data line.

[0010] In a possible implementation, the third preset number of shielding lines are connected to the second preset number of common electrode lines by vias located in a range of a non-opening region of a pixel unit in the pixel unit array.

[0011] In a possible implementation, between the corresponding data line and the shielding line, and between the corresponding data line and the pixel electrode, the color resist included in the two adjacent pixel units respectively has an overlapping region with a preset width in a boundary region of the two adjacent pixel units, and a total height of the overlapping region is greater than a height of a non-overlapping region.

[0012] In a possible implementation, in a range of an opening region of each of the two adjacent pixel units, a width of an overlapping region of the first color resist and the second color resist is a first width; in a range of a non-opening region of each of the two adjacent pixel units, a width of the overlapping region of the first color resist and the second color resist is a second width, where the first width is less than the second width.

[0013] In a second aspect, an embodiment of the present application provides a display panel, which includes: a scan driving module, a data driving module, and the display array substrate described in any embodiment of the first aspect; the scan driving module is connected to each row of pixel units of the pixel unit array on the display array substrate respectively; and the data driving module is connected to the data lines on the display array substrate.

[0014] In a possible implementation, the scan driving module is configured to send a scan driving signal to at least two rows of pixel units in the pixel unit array at the same time, so as to drive at least one row of pixel units in the pixel unit array to display a corresponding color.

[0015] In a third aspect, the embodiments of the present application provide a display device, comprising: the display panel, the panel frame, the power module and the data receiving module described in any of the embodiments of the first aspect; the display panel is installed on the panel frame, the power supply end of the display panel is connected with the power module, and the signal receiving end of the display panel is connected with the data receiving module.

[0016] The display array substrate, the display panel and the display device provided by the embodiments of the present application can effectively reduce the risk of display color unevenness by connecting the pixel electrodes of the multiple columns of pixel units of the same color to the same data line, driving the multiple columns of pixel units of the same color by the same data line, keeping the voltage difference between the pixel electrodes and the common electrode of the multiple columns of pixel units fixed, and making the charging rates of the multiple columns of pixel units the same. In addition, the display array substrate provided by the embodiments of the present application has the same color of the pixel units connected to the same data line, so that the same row of pixel units can be driven by only one scanning driving line, thereby helping to realize input of the same scanning driving signal to multiple scanning driving lines to drive multiple rows of pixel units at the same time for display at the same time, and realizing driving modes such as DLG, HSR and the like. BRIEF DESCRIPTION OF DRAWINGS

[0017] The accompanying drawings, which are incorporated into and form a part of the specification, illustrate one embodiment consistent with the present application and, together with the description, serve to explain the principles of the application.

[0018] In order to more clearly illustrate the technical solutions in the embodiments of the present application or the prior art, the accompanying drawings needed to be used in the embodiments or the prior art description will be briefly introduced as follows. Obviously, those skilled in the art can obtain other drawings from these drawings without any creative effort.

[0019] One or more embodiments are exemplarily illustrated by pictures in the drawings corresponding thereto, and these exemplary illustrations do not constitute a limitation on the embodiments. Elements with the same reference numerals in the drawings represent similar elements, unless otherwise specified. The drawings in the drawings do not constitute a proportional limitation.

[0020] Figure 1 A structural schematic diagram of a display array substrate provided by the embodiments of the present application is shown in the figure.

[0021] Figure 2 A structural schematic diagram of another display array substrate provided by the embodiments of the present application is shown in the figure.

[0022] Figure 3 A connection mode schematic diagram of the pixel electrode and the data line provided by the embodiments of the present application is shown in the figure.

[0023] Figure 4A connection mode schematic diagram of a shielding line and a common electrode line provided by an embodiment of the present application;

[0024] Figure 5 A cross-sectional view of an overlapping area of a shielding line and a data line provided by an embodiment of the present application;

[0025] Figure 6 A cross-sectional view of a non-overlapping area of a shielding line and a data line provided by an embodiment of the present application;

[0026] Figure 7 A structure schematic diagram of a display panel provided by an embodiment of the present application.

[0027] Figure 8 A structure schematic diagram of a display device provided by an embodiment of the present application.

[0028] Reference signs:

[0029] 100 - display array substrate; 102 - first preset number of groups of data lines; 103 - second preset number of common electrode lines; R, G, B - data lines; r, g, b - pixel units; Acom - common electrode line; Via - via; a1 - opening area; a2 - non-opening area; DBS - shielding line; P1 - overlapping area of data line and shielding line; P2 - non-overlapping area of data line and shielding line; Res - color resist; DBS ITO - shielding line; Pixel ITO - pixel electrode; 700 - display panel; 701 - scan driving module; 702 - data driving module; 800 - display device; 801 - panel frame; 802 - power module; 803 - data receiving module. DETAILED DESCRIPTION

[0030] Various exemplary embodiments of the present application will now be described in detail with reference to the accompanying drawings. Obviously, the described embodiments are only a part of embodiments of the present application, and thus do not limit the present application in any manner. It should be noted that the relative arrangement, numerical expressions, and values of components and steps set forth in these embodiments are not intended to limit the scope of the present application unless otherwise specifically stated.

[0031] Those skilled in the art can understand that the terms "first", "second", and the like in the embodiments of the present application are only used to distinguish different steps, devices, or modules, and do not represent any specific technical meaning, nor do they represent a logical sequence between them.

[0032] It should also be understood that in the present embodiments, "a plurality of" can mean two or more, and "at least one" can mean one, two, or more.

[0033] It should also be understood that, whenever used in the present application, the terms "comprise", "comprising", "comprises" and / or "comprising" should be interpreted as referring to the respective features, integers, steps, or the like, referred to, which are present in certain examples of the application, but can or can not be present in other examples of the application. In other words, these terms simply mean that the different features, integers, steps, or the like, can be present or can be absent, in certain examples of the application.

[0034] In addition, the term "and / or" in the present application is merely used to describe associated objects, and can represent the three conditions of "A and / or B", for example, can represent the three conditions of A alone, A and B, and B alone. In addition, the character " / " in the present application generally represents an "or" relationship between the front and rear associated objects.

[0035] It should also be understood that the description of the various embodiments of the present application focuses on the differences between the various embodiments, and the same or similar parts can be referred to each other, and for the sake of brevity, will not be repeated.

[0036] The following description of at least one example embodiment is merely illustrative in nature and does not in any way limit the application and its application or use.

[0037] Techniques, circuitry, and devices known to those of ordinary skill in the relevant art can not be discussed in detail, but should be considered as part of the specification where appropriate.

[0038] It should be noted that similar reference numbers and letters refer to similar items in the following drawings, and therefore, once an item is defined in one drawing, it need not be discussed further in subsequent drawings.

[0039] It should be noted that the embodiments and features in the present application can be combined with each other without conflict, in order to facilitate the understanding of the embodiments of the present application, the following will be described in detail with reference to the drawings and in combination with the embodiments. Obviously, the described embodiments are part of the embodiments of the present application, rather than all the embodiments. Based on the embodiments in the present application, all other embodiments obtained by those of ordinary skill in the art without creative labor are within the scope of protection of the present application.

[0040] Figure 1 A structure schematic diagram of a display array substrate 100 is provided for the embodiments of the present application, the display array substrate 100 is commonly applied to a display panel, the display array substrate 100100 specifically comprises: a pixel unit array 101, a first preset number of group data lines 102, a second preset number of common electrode lines 103.

[0041] In the present embodiment, the second preset number of common electrode lines 103 is used to receive an input common reference voltage. As shown in FIG. 1, the second preset number of common electrode lines 103 is arranged in the display array substrate 100100, and the second preset number of common electrode lines 103 is arranged in the display array substrate 100100. Figure 1As shown, Acom represents a common electrode line. Generally, the display array substrate 100 can include two opposing glass substrates, and the common electrode line and the pixel electrode of each pixel unit in the pixel unit array 101 are arranged on the inner side of the two glass substrates, respectively. The common electrode line connects the common electrode corresponding to the pixel electrode of each pixel unit, and the voltage field strength between the common electrode and the pixel electrode controls the rotation direction of the liquid crystal molecules, and the light of the backlight module of the display panel is refracted to generate a picture.

[0042] In the embodiment, the pixel unit array 101 includes a plurality of sub-arrays, each of which corresponds to a group of data lines, and each sub-array includes N times the number of data lines included in the corresponding group of data lines, where N is an integer greater than or equal to two.

[0043] In the embodiment, each group of data lines in the first preset number of groups of data lines 102 includes data lines respectively located between two columns of pixels, and each data line is connected to the pixel electrodes of N columns of pixels of the same color to simultaneously drive N columns of pixels of the same color.

[0044] As shown in Figure 1 N is 2, a group of data lines includes R, G, and B data lines, the R data line is connected to the two columns of red pixel units (represented by r in the figure) closest to it, the G data line is connected to the two columns of green pixel units (represented by g in the figure) closest to it, and the B data line is connected to the two columns of blue pixel units (represented by b in the figure) closest to it. Figure 1 The six columns of pixel units connected to each group of R, G, and B data lines are a sub-array.

[0045] It should be noted that the sub-array here is only a conceptual distinction made for ease of description. The actual pixel unit array 101 is a whole, and the sub-arrays are not isolated in physical space. Each pixel unit in the pixel unit array 101 is uniformly distributed on the substrate.

[0046] Since one data line in the embodiment is connected to multiple columns of pixel units, the data line and the pixel electrode can be arranged on different layers. As shown in Figure 1 When connecting the pixel electrode of a certain pixel unit to the corresponding data line, the trace of the pixel electrode needs to cross other data lines. Therefore, the trace of the pixel electrode can be connected to the corresponding data line by setting a via.

[0047] The display array substrate provided in this application connects the pixel electrodes of multiple columns of pixel units of the same color to the same data line, enabling the same data line to drive multiple columns of pixel units of the same color. The voltage difference between the pixel electrodes and the common electrode of the multiple columns of pixel units of the same color remains fixed, ensuring that the charging rate of the multiple columns of pixel units of the same color is the same, thereby effectively reducing the risk of uneven display colors. Furthermore, since the pixel units connected to the same data line of the display array substrate provided in this application have the same color, only one scan drive line is needed to drive the same row of pixel units. This facilitates inputting the same scan drive signal to multiple scan drive lines to simultaneously drive multiple rows of pixel units for display, realizing driving methods such as DLG and HSR.

[0048] In some optional implementations of this embodiment, the second preset number of common electrode lines 103 includes multiple first common electrode lines and multiple second common electrode lines. The multiple second common electrode lines are distributed between the columns in the pixel unit array 101 where no data lines are provided, and the multiple first common electrode lines are perpendicular to the multiple second common electrode lines.

[0049] like Figure 2 As shown, in addition to the R, G, and B data lines, vertically extending common electrode lines parallel to the data lines are also provided between each column of pixel units. These vertically extending common electrode lines can serve as the second common electrode lines. Figure 2 The laterally extending common electrode line shown can be the first common electrode line.

[0050] In this embodiment, by setting multiple first common electrode lines and multiple second common electrode lines, the common electrode lines can form a mesh structure, thereby reducing the impedance of the common electrode lines, which in turn reduces the power consumption of the display array substrate 100 and improves the display effect.

[0051] In some optional implementations of this embodiment, the pixel electrode of each pixel unit in the pixel unit array 101 is connected to the target data line by a wire crossing at least one data line or at least one common electrode line, and by a via provided in the non-opening area of ​​the pixel unit adjacent to the target data line.

[0052] Here, the target data line corresponding to a certain pixel unit is the data line connected to that pixel unit. For example... Figure 3As shown, the pixel electrodes of the pixel units r1, r2, g1, g2, b1, b2 are located on the first layer of the display array substrate 100, the data lines R, G, B are located on the second layer of the display array substrate 100, and the plurality of common electrode lines are located on the third layer of the display array substrate 100, and the common electrode lines include Acom1-Acom4. The pixel electrode wires of the pixel units r1, r2 pass through the common electrode line Acom1 and the data line G on the first layer respectively, and are connected with the data line R on the second layer through the vias Via1, Via2 respectively; the pixel electrode wires of the pixel units g1, g2 pass through the data lines R, B on the first layer respectively, and are connected with the data line G on the second layer through the vias Via3, Via4 respectively; and the pixel electrode wires of the pixel units b1, b2 pass through the data line G and the common electrode line Acom2 on the first layer respectively, and are connected with the data line B on the second layer through the vias Via5, Via6 respectively.

[0053] As shown in FIG. 1, the pixel units include an opening region a1 and a non-opening region a2, and the vias can be arranged in the non-opening region a2 of each pixel unit, that is, the vias Via1, Via2 are arranged in the pixel units g1, b1 adjacent to the data line R; the vias Via3, Via4 are arranged in the pixel units b1, r2 adjacent to the data line G; and the vias Via5, Via6 are arranged in the pixel units r2, g2 adjacent to the data line B. Figure 3 The embodiment can avoid the influence of the vias on the backlight transmission by arranging the vias in the non-opening region of the pixel unit, and can shorten the connection path of the pixel electrode and the data line by crossing the data line on different layers, thereby reducing the complexity of the substrate structure.

[0054] In some optional implementations of the embodiment, the display array substrate further includes a third preset number of shielding lines, the third preset number of shielding lines are connected with the second preset number of common electrode lines 103, each shielding line of the third preset number of shielding lines corresponds to a data line respectively, and the projection of each shielding line on the plane where the pixel unit array 101 is located covers the projection of the corresponding data line.

[0055] The shielding line is used to make the voltage between the covered data line and the substrate where the common electrode line is arranged the same, so that the liquid crystal in the region corresponding to the data line is not deflected, and the light cannot be transmitted from the region, thereby achieving the function of reducing the black matrix, and avoiding the problem of color deviation caused by the displacement of the black matrix. Generally, the shielding line can be referred to as a DBS (DataBM less) line, and the DBS line can be a transparent conductive material indium tin oxide (ITO, Indium Tin Oxide).

[0056] As shown in FIG. 1, the pixel units include an opening region a1 and a non-opening region a2, and the vias can be arranged in the non-opening region a2 of each pixel unit, that is, the vias Via1, Via2 are arranged in the pixel units g1, b1 adjacent to the data line R; the vias Via3, Via4 are arranged in the pixel units b1, r2 adjacent to the data line G; and the vias Via5, Via6 are arranged in the pixel units r2, g2 adjacent to the data line B.

[0057] Figure 4 ​As shown, above the data lines R, G, B, there are shielding lines DBS1, DBS2, DBS3 parallel to the data lines R, G, B, respectively. Generally, in order to make the DBS lines completely cover the data lines, the width of the DBS lines can be set to be greater than the width of the data lines.

[0058] By setting the shielding lines connected with the common electrode lines and covering the data lines, the embodiment can effectively reduce the black matrix on the data lines, improve the display effect, and meanwhile, the shielding lines on the data lines and the common electrode lines form a mesh structure, which can further reduce the impedance of the common electrode lines, thereby reducing power consumption and improving the display effect.

[0059] In some optional implementations of the embodiment, the third preset number of shielding lines are connected with the second preset number of common electrode lines 103 through the via in the non-opening area range of the pixel unit in the pixel unit array 101.

[0060] Generally, the shielding lines and the pixel electrodes are located in the same layer, while the common electrode lines and the pixel electrodes are located in different layers, so the shielding lines and the common electrode lines can be connected through the via. For example, Figure 4 As shown, in the non-opening area range of the pixel units r1, g1, g2, b2, vias Via7, Via8, Via9, Via10 are arranged to connect the common electrode lines and the shielding lines located in different layers.

[0061] By setting the via in the non-opening area of the pixel unit to connect the shielding lines and the common electrode lines, the embodiment can avoid the influence of the via on the backlight transmission, improve the display effect, and shorten the connection path of the shielding lines and the common electrode lines, thereby further reducing the complexity of the substrate structure.

[0062] In some optional implementations of the embodiment, between the corresponding data line and the shielding line, and between the corresponding data line and the pixel electrode, the color resist included in the two adjacent pixel units respectively has an overlapping area with a preset width in the boundary area of the two adjacent pixel units, and the total height of the overlapping area is greater than the height of the non-overlapping area.

[0063] As shown in the P1 area in FIG. 10, Figure 4 the shielding line and the data line have a certain overlapping area, the cross-sectional view of the area is shown in FIG. 10B; Figure 5 As shown in the P2 area in FIG. 10, Figure 4 the non-overlapping area of the shielding line and the data line, the cross-sectional view of the area is shown in FIG. 10C. Figure 6

[0064] As shown in FIG. 11, Figure 5 which shows the structural features between the color resist of two adjacent pixel units and the data line and the shielding line, Figure 5 ​In this context, DBS ITO stands for shielded cable, and data stands for data cable. For example... Figure 6 As shown, it illustrates the structural features between the color resist and data lines, and the pixel electrodes of two adjacent pixel units. Figure 6 In this context, Pixel ITO refers to the pixel electrode. Figure 5 and Figure 6 It can be seen that the heights of the color resist Res1 and Res2 of two adjacent pixel units are different, and they have a certain overlapping area, that is, the height of the overlapping area is greater than the height of other areas of the color resist.

[0065] In existing display array substrates, the height of the color resist in adjacent pixel units is the same. If the height of adjacent color resists is set to be the same according to existing technology, significant signal interference will occur between the pixel electrodes and data lines because the pixel electrode traces need to cross data lines or common electrode lines. Simultaneously, signal interference will also occur between the shielding lines and data lines. Therefore, to solve this problem, this embodiment increases the distance between the pixel electrodes and data lines, and between the shielding lines and data lines, by overlapping a portion of the adjacent color resists, thereby increasing the height of the overlapping area. This increases the distance between the pixel electrodes and data lines, and between the shielding lines and data lines, reducing the coupling capacitance between the pixel electrodes and data lines, and between the shielding lines and data lines, thereby improving the anti-interference capability of the display array substrate.

[0066] In some optional implementations of this embodiment, within the opening area of ​​each of two adjacent pixel units, the width of the overlapping area of ​​the first color resist and the second color resist is a first width; within the non-opening area of ​​each of two adjacent pixel units, the width of the overlapping area of ​​the first color resist and the second color resist is a second width, wherein the first width is smaller than the second width.

[0067] like Figure 4 The P1 region shown is located within the opening area, and its corresponding cross-sectional view is as follows: Figure 5 As shown, Figure 4 The P2 region shown is located within the non-opening area, and its corresponding cross-sectional view is as follows. Figure 6 As shown. By Figure 6 As can be seen, in the non-aperture area, since the pixel electrode traces need to cross the data lines, the width of the overlapping area of ​​the color resist can be set to a larger size (e.g., 6 micrometers). Since it is located in the non-aperture area, there is no need to consider the influence of cross-color between pixels. Therefore, the width of the overlapping area can be set to a larger size to significantly reduce the coupling capacitance.

[0068] Depend on Figure 5 As can be seen, in order to reduce color bleeding between pixels within the opening area, the width of the overlapping area can be set to a smaller value (e.g., 3 micrometers).

[0069] The embodiment sets the color resistance overlap area corresponding to different regions passed by the data line as different widths, so that the interference of the coupling capacitance on the signal can be reduced to the greatest extent, the cross-color between pixels is reduced, and the display effect is further improved.

[0070] Figure 7 A structural schematic diagram of a display panel provided by the embodiment is shown in the figure, and the display panel 700 specifically includes a scan driving module 701, a data driving module 702, and the display array substrate 100 described in any of the above embodiments. Figure 7

[0071] The scan driving module 701 is respectively connected with each row of pixel units of the pixel unit array on the display array substrate 100.

[0072] The data driving module 702 is connected with the data line on the display array substrate.

[0073] The scan driving module can output the scan driving signal (i.e., the gate signal) to each row of the pixel unit array in sequence according to the input clock signal, that is, at the same time, the scan driving module can drive at least one row of the pixel unit array to receive the data signal input by the data driving module, and display the corresponding color according to the received data signal.

[0074] The display panel provided by the embodiment sets the display array substrate described in the above embodiment, so that the same data line drives multiple columns of the same color pixel units, the voltage difference between the pixel electrodes and the common electrode of the multiple columns of the same color pixel units is kept fixed, the charging rate of the multiple columns of the same color pixel units is the same, and the risk of uneven display color is effectively reduced. In addition, the display array substrate provided by the embodiment has the same color of the pixel units connected by the same data line, so that only one scan driving line is needed to drive the row of pixel units, which helps to realize the input of the same scan driving signal to multiple scan driving lines.

[0075] In some optional implementation manners of the embodiment, the scan driving module is configured to send the scan driving signal to at least two rows of the pixel unit array at the same time, so as to drive at least one row of the pixel unit array to display the corresponding color.

[0076] ​The embodiment can realize driving of the display panel in the DLG mode or the HSR mode by sending the scan driving signal to at least two rows of the pixel unit array at the same time. In actual application, the timing of the input scan driving module can be adjusted as required. For example, if it is required to select the conventional display mode to drive the pixel unit array, the scan driving module can be set to drive one row of pixel units at the same time; if it is required to select the DLG or HSR mode to drive the pixel unit array, the scan driving module can be set to drive two rows of pixel units at the same time, thereby improving the use flexibility of the display panel and expanding the application scenarios of the display panel.

[0077] Figure 8 A structural schematic diagram of a display device 800 provided in the embodiment is shown in FIG. 8. Figure 8 The display device includes:

[0078] The display panel 700, the panel frame 801, the power module 802 and the data receiving module 803.

[0079] The display panel 700 can be the display panel 700 shown in FIG. 7. Figure 7

[0080] The display panel 700 is mounted on the panel frame 801, the power supply end of the display panel 700 is connected with the power module 802, and the signal receiving end of the display panel 700 is connected with the data receiving module 803.

[0081] The power module 802 can provide the display panel 700 with the required power during operation, the data receiving module 803 can receive the input data, and the display panel 700 can drive the corresponding pixels to display the corresponding color according to the received data.

[0082] The display device provided in the embodiment can drive multiple columns of same-color pixel units by one data line by applying the above display panel, keep the voltage difference between the pixel electrodes and the common electrodes of the multiple columns of same-color pixel units fixed, make the charging rates of the multiple columns of same-color pixel units same, and thus effectively reduce the risk of color unevenness. In addition, the display array substrate provided in the embodiment can drive the pixel units in the same row by one scan driving line, because the pixel units connected by one data line are of the same color, and thus it is helpful to realize input of the same scan driving signal to multiple scan driving lines.

[0083] ​Those skilled in the art should further appreciate that the elements and algorithms described herein can be embodied in a variety of ways, including hardware, software, firmware, or any combination thereof. Appropriate software technology can be readily apparent to those skilled in the art, including without limitation, one or more computer programs, stand-alone applications, modular or distributed applications, and portions of one or more otherwise suitable programs. Appropriate software

[0084] The circuitry and algorithms presented herein are not inherently related to any particular computer or other apparatus. Various general purpose systems can be used with programs in accordance with the teachings herein, or it can prove convenient to construct a more specialized apparatus to perform the required method steps. The structure for a variety of these systems will appear from the description herein. In addition, the present application is not described with reference to any particular programming language; various embodiments can be practiced with web-based languages, machine languages, and / or other

[0085] It is to be understood that the terminology used herein is for the purpose of describing particular example embodiments only and is not intended to be limiting. As used herein, the singular articles "a," "an," and "the" can be interpreted in the context in which the articles are used to include one or more items unless otherwise indicated. The terms "comprises," "comprising," "includes," "including," "contains," "containing," and any variations thereof, are inclusive and therefore specify the presence of stated features, steps, operations, elements, and / or components, but do not preclude the presence or addition of one or more other features, steps, operations, elements, components, and / or groups thereof. The circuitry steps, processes, and operations described herein are not to be construed as necessarily requiring their performance in the particular order

[0086] The above description is that of current embodiments of the application. Various alterations and changes can be made without departing from the spirit and scope of the application. It will thus be appreciated that those skilled in the art will be able to devise numerous alternative examples without departing from the central innovation, which is described herein. Accordingly, the application is not to be limited by what has thus far been described, for it resides in the appended claims and in the equivalents thereof.

Claims

1. A display array substrate, characterized in that, include: Pixel unit array, first preset number of data lines, second preset number of common electrode lines; The second preset number of common electrode lines are used to receive the input common reference voltage; The pixel unit array includes multiple subarrays, each subarray corresponds to a set of data lines, and the number of pixel columns included in each subarray is N times the number of data lines included in the corresponding set of data lines, where N is an integer greater than or equal to two. Each group of data lines in the first preset number of data lines includes data lines located between two columns of pixels, and each data line is connected to the pixel electrode of N columns of the same color pixel unit to drive the N columns of the same color pixel unit simultaneously. The display array substrate further includes a third preset number of shielding lines, which are connected to the second preset number of common electrode lines. Each shielding line in the third preset number of shielding lines corresponds to a data line, and the projection of each shielding line on the plane where the pixel unit array is located covers the projection of the corresponding data line. Between the corresponding data line and shield line, and between the corresponding data line and pixel electrode, the color resist included in two adjacent pixel units has an overlapping area of ​​a preset width in the boundary area of ​​the two adjacent pixel units, and the total height of the overlapping area is greater than the height of the non-overlapping area.

2. The display array substrate according to claim 1, characterized in that, The second preset number of common electrode lines includes multiple first common electrode lines and multiple second common electrode lines. The multiple second common electrode lines are distributed between the columns in the pixel unit array where no data lines are provided. The multiple first common electrode lines are perpendicular to the multiple second common electrode lines.

3. The display array substrate according to claim 1, characterized in that, The pixel electrode of each pixel unit in the pixel unit array is connected to the target data line by a wire crossing at least one data line or at least one common electrode line, and by a via provided in the non-opening area of ​​the pixel unit adjacent to the target data line.

4. The display array substrate according to claim 1, characterized in that, The third preset number of shielding lines are connected to the second preset number of common electrode lines through vias located within the non-opening area of ​​the pixel units in the pixel unit array.

5. The display array substrate according to claim 1, characterized in that, Within the respective opening area of ​​two adjacent pixel units, the width of the overlapping area of ​​the first color resist and the second color resist is a first width; within the respective non-opening area of ​​two adjacent pixel units, the width of the overlapping area of ​​the first color resist and the second color resist is a second width, wherein the first width is smaller than the second width.

6. A display panel, characterized in that, include: The scanning driving module, the data driving module, and the display array substrate according to any one of claims 1-5; The scanning driving module is connected to each row of pixel units in the pixel unit array on the display array substrate; The data driving module is connected to the data line on the display array substrate.

7. The display panel according to claim 6, characterized in that, The scan driving module is used to send scan driving signals to at least two rows in the pixel unit array at the same time to drive at least one row in the pixel unit array to display the corresponding color.

8. A display device, characterized in that, include: The display panel, panel frame, power module, and data receiving module as described in claim 6 or 7; The display panel is mounted on the panel frame, the power supply terminal of the display panel is connected to the power module, and the signal receiving terminal of the display panel is connected to the data receiving module.

Citation Information

Patent Citations

  • Array substrate, preparation method thereof and display device

    CN102998859A

  • TFT (thin film transistor) array substrate, and production method thereof and liquid crystal display device

    CN103268045A

  • Array substrate and display device with same

    CN107767773A

  • Pixel structure, driving method of pixel structure and display panel

    CN114283759A

  • Array substrate and liquid crystal display panel

    CN114299894A