Display panel

By optimizing the pixel subpixel arrangement and structural design of the display panel, the problem of short life of blue light emitting elements at high resolution is solved, the luminous efficiency and space utilization are improved, and the service life of the display panel is extended.

CN119300662APending Publication Date: 2025-01-10BOE TECHNOLOGY GROUP CO LTD +1
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202411405111.0
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-10-09
Publication Date
2025-01-10

AI Technical Summary

Technical Problem

While pursuing high resolution, the pixel opening rate of the display panel is small, resulting in increased power consumption and reduced lifespan at the same brightness. In particular, the luminous efficiency and lifespan of blue light emitting elements are lower, affecting the user experience of the display.

Method used

By optimizing the subpixel arrangement of pixels, the area of ​​the blue light emitting element is increased, and a specific structural design is adopted. For example, the third subpixel is located in the first subpixel area, and the first and second subpixel areas are arranged in sequence along the column direction. , and set up bumps and notches to improve space utilization and luminous efficiency.

Benefits of technology

It improves the luminous efficiency and service life of blue light emitting elements, while enhancing the space utilization of the display panel, avoiding colored edges and sawtooth problems, and extending the service life of the display panel.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119300662A_ABST
    Figure CN119300662A_ABST
Patent Text Reader

Abstract

The invention provides a display panel, and relates to the technical field of display, the display panel is provided with a display area and a peripheral area, and the display area is internally provided with a plurality of pixel areas; a first sub-pixel, a second sub-pixel and a third sub-pixel are arranged in each pixel area; the pixel area is divided into a first sub-pixel area and a second sub-pixel area in the column direction, a first protrusion is arranged on the side, close to the second sub-pixel area, of the first sub-pixel area, a first notch is formed in the side, close to the first sub-pixel area, of the second sub-pixel area, and the first protrusion is contained in the first notch; the third sub-pixel is located in the first sub-pixel area; the first sub-pixel and the second sub-pixel are located in the second sub-pixel area and are sequentially arranged in the row direction; in every two adjacent pixel areas arranged in the column direction, the first sub-pixel area of one pixel area is provided with a second protrusion, the second sub-pixel area of the other pixel area is provided with a second notch, and the second protrusion is contained in the second notch. The display panel can increase the screen utilization rate.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present disclosure relates to the field of display technology, and in particular, to a display panel. Background Art

[0002] In the related art, the pursuit of high resolution in display panels results in a smaller pixel aperture ratio, which results in greater power consumption at the same brightness, thereby greatly reducing the lifespan.

[0003] It should be noted that the information disclosed in the above background technology section is only used to enhance the understanding of the background of the present disclosure, and therefore may include information that does not constitute the prior art known to ordinary technicians in the field. Summary of the invention

[0004] The purpose of the present disclosure is to overcome the above-mentioned deficiencies of the prior art and provide a display panel that can improve space utilization.

[0005] According to one aspect of the present disclosure, a display panel is provided, the display panel comprising a display area and a peripheral area, the display area comprising a plurality of pixel areas arranged in an array; each pixel area is provided with a pixel, the pixel comprising a first sub-pixel, a second sub-pixel and a third sub-pixel; the light emission wavelength of the third sub-pixel is smaller than the light emission wavelength of the first sub-pixel and the light emission wavelength of the second sub-pixel, and the light emission area of ​​the third sub-pixel is larger than the light emission area of ​​the first sub-pixel and the light emission area of ​​the second sub-pixel;

[0006] Along the column direction, the pixel area is divided into a first sub-pixel area and a second sub-pixel area, the first sub-pixel area has a first protrusion on a side close to the second sub-pixel area, the second sub-pixel area has a first notch arranged corresponding to the first protrusion on a side close to the first sub-pixel area, and the first protrusion is accommodated in the first notch; the third sub-pixel is located in the first sub-pixel area; the first sub-pixel and the second sub-pixel are located in the second sub-pixel area, and are arranged in sequence along the row direction;

[0007] In two adjacent pixel areas arranged along the column direction, the first sub-pixel area of ​​one pixel area has a second protrusion, the second sub-pixel area of ​​the other pixel area has a second notch corresponding to the second protrusion, and the second protrusion is accommodated in the second notch.

[0008] In one embodiment of the present disclosure, the display panel has a driving backplane and a pixel layer that are stacked;

[0009] In the pixel layer, the third sub-pixel has a third pixel opening, the first sub-pixel has a first pixel opening, and the second sub-pixel has a second pixel opening;

[0010] The ratio of the orthographic projection area of ​​the third pixel opening on the driving backplane to the sum of the orthographic projection area of ​​the third pixel opening on the driving backplane, the orthographic projection area of ​​the first pixel opening on the driving backplane and the orthographic projection area of ​​the second pixel opening on the driving backplane is 0.45-0.52;

[0011] The ratio of the sum of the orthographic projection area of ​​the third pixel opening on the driving backplane, the orthographic projection area of ​​the first pixel opening on the driving backplane and the orthographic projection area of ​​the second pixel opening on the driving backplane to the orthographic projection area of ​​the pixel area on the driving backplane is 0.92-0.98.

[0012] In one embodiment of the present disclosure, the ratio of the orthographic projection area of ​​the third pixel opening on the driving backplane to the sum of the orthographic projection area of ​​the third pixel opening on the driving backplane, the orthographic projection area of ​​the first pixel opening on the driving backplane, and the orthographic projection area of ​​the second pixel opening on the driving backplane is 0.48;

[0013] The ratio of the sum of the orthographic projection area of ​​the third pixel opening on the driving backplane, the orthographic projection area of ​​the first pixel opening on the driving backplane and the orthographic projection area of ​​the second pixel opening on the driving backplane to the orthographic projection area of ​​the pixel area on the driving backplane is 0.97.

[0014] In one embodiment of the present disclosure, the orthographic projection area of ​​the first pixel opening on the driving backplane is the same as the orthographic projection area of ​​the second pixel opening on the driving backplane, and there is a gap between the two;

[0015] The first pixel opening and the second pixel opening are arranged in mirror symmetry along a center line of the gap.

[0016] In one embodiment of the present disclosure, along the column direction, one side edge of the third pixel opening is flush with one side edge of the first pixel opening, and the other side edge of the third pixel opening is flush with one side edge of the second pixel opening.

[0017] In one embodiment of the present disclosure, there is a gap between the first pixel opening, the second pixel opening and the third pixel opening that are adjacently arranged; the width of the gap is 5 μm-18 μm.

[0018] In one embodiment of the present disclosure, along a column direction, the first protrusion and the second protrusion are symmetrically arranged.

[0019] In an embodiment of the present disclosure, along a column direction, the first protrusions and the second protrusions are alternately arranged.

[0020] In one embodiment of the present disclosure, in one of the pixel regions, a side of the second sub-pixel region close to the first sub-pixel region has a fourth protrusion, and the first gap is formed between two adjacent fourth protrusions;

[0021] The first pixel opening has a first protrusion, the second pixel opening has a second protrusion, the first protrusion and the second protrusion respectively form the fourth protrusion, or the first protrusion and the second protrusion together form the fourth protrusion.

[0022] In one embodiment of the present disclosure, the number of the first protrusions does not exceed four; the number of the second protrusions does not exceed four.

[0023] It is to be understood that the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the present disclosure. BRIEF DESCRIPTION OF THE DRAWINGS

[0024] The accompanying drawings herein are incorporated into the specification and constitute a part of the specification, illustrate embodiments consistent with the present disclosure, and together with the specification are used to explain the principles of the present disclosure. Obviously, the accompanying drawings described below are only some embodiments of the present disclosure, and for ordinary technicians in this field, other accompanying drawings can be obtained based on these accompanying drawings without creative work.

[0025] Figure 1 FIG. 1 is a schematic diagram of the structure of a display panel in one embodiment of the present disclosure.

[0026] Figure 2 FIG. 1 is a schematic diagram of the structure of a display panel in one embodiment of the present disclosure.

[0027] Figure 3 FIG. 1 is a schematic diagram of the structure of a display panel in one embodiment of the present disclosure.

[0028] Figure 4 It is a schematic diagram of the structure of a light-emitting element in one embodiment of the present disclosure.

[0029] Figure 5 Schematic diagram of the structure of sub-pixel arrangement in one embodiment of the present disclosure.

[0030] Figure 6 Schematic diagram of the structure of sub-pixel arrangement in one embodiment of the present disclosure.

[0031] Figure 7 Schematic diagram of the structure of sub-pixel arrangement in one embodiment of the present disclosure.

[0032] Figure 8Schematic diagram of the structure of sub-pixel arrangement in one embodiment of the present disclosure.

[0033] Fig. 9 Schematic diagram of the structure of sub-pixel arrangement in one embodiment of the present disclosure. DETAILED DESCRIPTION

[0034] Example embodiments will now be described more fully with reference to the accompanying drawings. However, the example embodiments can be implemented in a variety of forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that the present disclosure will be comprehensive and complete and fully convey the concepts of the example embodiments to those skilled in the art. The same reference numerals in the figures represent the same or similar structures, and thus their detailed description will be omitted. In addition, the drawings are only schematic illustrations of the present disclosure and are not necessarily drawn to scale.

[0035] Although relative terms such as "upper" and "lower" are used in this specification to describe the relative relationship of one component of the illustration to another component, these terms are used in this specification only for convenience, such as according to the orientation of the examples described in the drawings. It is understood that if the device of the illustration is turned upside down, the component described as "upper" will become the component "lower". When a structure is "on" other structures, it may mean that the structure is formed integrally on the other structure, or that the structure is "directly" disposed on the other structure, or that the structure is "indirectly" disposed on the other structure through another structure.

[0036] The terms "a", "an", "the", "said" and "at least one" are used to indicate the presence of one or more elements / components / etc.; the terms "including" and "having" are used to express an open-ended inclusive meaning and mean that additional elements / components / etc. may exist in addition to the listed elements / components / etc.; the terms "first", "second" and "third" etc. are used merely as labels and are not intended to limit the quantity of their objects.

[0037] The structure layer Q1 is located on the side of the structure layer Q2 away from the base substrate, which can be understood as the structure layer Q1 being formed on the side of the structure layer Q2 away from the base substrate. When the structure layer Q2 is a patterned structure, part of the structure layer Q1 may also be located at the same physical height as the structure layer Q2 or lower than the physical height of the structure layer Q2, wherein the base substrate is a height reference.

[0038] The embodiment of the present disclosure provides a display panel, and the display panel PNL can be a mobile phone, a computer, a watch, a television, a car, or the like.

[0039] See also Figure 1The display panel PNL includes a display area AA and a peripheral area BB located at least on one side of the display area AA, for example, the peripheral area BB surrounds the display area AA. In the display area AA, the display panel PNL is provided with sub-pixels PIX for display; in the peripheral area BB, the display panel PNL may not be provided with sub-pixels PIX for display, or the provided sub-pixels PIX are not used for displaying images.

[0040] In one embodiment of the present disclosure, see Figure 1 The display panel PNL is provided with a plurality of scanning lines GL extending along the row direction DH in the display area AA, and each scanning line GL is provided in a one-to-one correspondence with each display unit row. The pixel driving circuit PDC of each display unit UU in the display unit row is electrically connected to the corresponding scanning line GL, and the scanning line GL is used to load the scanning signal to the pixel driving circuit PDC. The display panel PNL is also provided with a plurality of data lines DL extending along the column direction DV in the display area AA, and each data line DL is provided in a one-to-one correspondence with each display unit column. The pixel driving circuit PDC of each display unit UU in the display unit column is electrically connected to the corresponding data line DL, and the data line DL is used to load the data voltage to the pixel driving circuit PDC. In this way, the pixel driving circuit PDC of each display unit UU is connected to a scanning line GL and a data line DL. When the scanning signal is loaded on the scanning line GL, the voltage loaded on the data line DL can be written into the pixel driving circuit PDC, so that the pixel driving circuit PDC can control the brightness of the sub-pixel PIX according to the written voltage.

[0041] In one embodiment of the present disclosure, the display panel PNL has a plurality of pixel regions PR arranged in an array in the display area AA. Figure 5 Each pixel region PR has a pixel PIXE, wherein the pixel PIXE includes three sub-pixels PIX. In an example, the three sub-pixels are a first sub-pixel PIX1, a second sub-pixel PIX2, and a third sub-pixel PIX3.

[0042] In one embodiment of the present disclosure, the light emission wavelength of the third sub-pixel PIX3 is smaller than the light emission wavelength of the first sub-pixel PIX1, and the light emission wavelength of the third sub-pixel PIX3 is smaller than the light emission wavelength of the second sub-pixel PIX2. In one example, the third sub-pixel PIX3 may be a blue sub-pixel, the first sub-pixel PIX1 may be a red sub-pixel, and the second sub-pixel PIX2 may be a green sub-pixel.

[0043] In one embodiment of the present disclosure, see Figure 2, the sub-pixel PIX in the display panel PNL is a thin-film self-luminous light-emitting element LD, such as an OLED or the like. Further, the light-emitting element LD located in the display area AA includes light-emitting elements LD of multiple different colors. For example, the light-emitting element LD may include a red light-emitting element for emitting red light, a blue light-emitting element for emitting blue light, and a green light-emitting element for emitting green light. In other words, the third sub-pixel PIX3 is a blue light-emitting element that emits blue light, the first sub-pixel PIX1 is a red light-emitting element that emits red light, and the second sub-pixel PIX2 is a green light-emitting element that emits green light.

[0044] In one embodiment of the present disclosure, see Figure 2 The display panel PNL may include a driving backplane DBP and a pixel layer PIXL which are stacked in sequence, wherein the pixel layer PIXL is provided with a light emitting element LD and the driving backplane DBP is used to drive the light emitting element LD in the pixel layer PIXL to emit light. The driving backplane DBP may drive each light emitting element LD in an active driving manner or in a passive driving manner.

[0045] In one embodiment of the present disclosure, see Figure 2 The driving backplane DBP includes a substrate BP and a driving layer DRL disposed on one side of the substrate BP; the pixel layer PIXL is disposed on the side of the driving layer DRL away from the substrate BP. The driving layer DRL is provided with a pixel driving circuit PDC for driving the light-emitting element LD; each light-emitting element LD can emit light to display a picture under the drive of the pixel driving circuit PDC. Furthermore, the display panel PNL also includes a thin film encapsulation layer TFE located on the side of the pixel layer PIXL away from the driving backplane DBP, and the thin film encapsulation layer TFE can encapsulate and protect the pixel layer PIXL.

[0046] In one embodiment of the present disclosure, the substrate substrate BP may be a substrate substrate BP of an inorganic material, or a substrate substrate BP of an organic material; of course, it may also be a composite substrate formed by stacking a substrate substrate BP of an inorganic material and a substrate substrate BP of an organic material. For example, in some embodiments of the present disclosure, the material of the substrate substrate BP may be glass materials such as soda-lime glass, quartz glass, and sapphire glass. In some other embodiments of the present disclosure, the material of the substrate substrate BP may be polymethylmethacrylate (PMMA), polyvinyl alcohol (PVA), polyvinylphenol (PVP), polyethersulfone (PES), polyimide, polyamide, polyacetal, polycarbonate (PC), polyethylene terephthalate (PET), polyethylene naphthalate (PEN) or a combination thereof. In some other embodiments of the present disclosure, the substrate substrate BP may also be a flexible substrate substrate BP, for example, the material of the substrate substrate BP may include polyimide. The substrate BP may also be a composite of multiple layers of materials. For example, in one embodiment of the present disclosure, the substrate BP may include a bottom film layer, a pressure-sensitive adhesive layer, a first polyimide layer, and a second polyimide layer stacked in sequence.

[0047] In one embodiment of the present disclosure, the driving layer DRL is arranged between the substrate BP and the pixel layer PIXL, and is used to drive each light-emitting element LD to emit light. The driving layer DRL can be formed with a plurality of pixel driving circuits PDC, and each pixel driving circuit PDC is used to drive the corresponding light-emitting element LD to emit light. Among them, any pixel driving circuit PDC may include a thin film transistor and a storage capacitor. The thin film transistor may be a top-gate thin film transistor, a bottom-gate thin film transistor or a double-gate thin film transistor; the material of the active layer of the thin film transistor may be an amorphous silicon semiconductor material, a low-temperature polycrystalline silicon semiconductor material, a metal oxide semiconductor material, an organic semiconductor material or other types of semiconductor materials; the thin film transistor may be an N-type thin film transistor or a P-type thin film transistor; the present disclosure does not limit the specific type of the thin film transistor.

[0048] In one embodiment of the present disclosure, the driving layer DRL may include a semiconductor layer, a gate insulating layer, a gate layer, an interlayer dielectric layer, a source-drain metal layer, and a planarization layer stacked between the substrate BP and the pixel layer PIXL. Among them, each thin film transistor and storage capacitor can be formed by film layers such as a semiconductor layer, a gate insulating layer, a gate layer, an interlayer dielectric layer, a source-drain metal layer, and a planarization layer. Among them, the positional relationship of each film layer can be determined according to the film layer structure of the thin film transistor. For example, in one embodiment of the present disclosure, the driving layer DRL may include a semiconductor layer, a gate insulating layer, a gate layer, an interlayer dielectric layer, a source-drain metal layer, and a planarization layer stacked in sequence, and the thin film transistor formed in this way is a top-gate thin film transistor. For another example, in another embodiment of the present disclosure, the driving layer DRL may include a gate layer, a gate insulating layer, a semiconductor layer, an interlayer dielectric layer, and a source-drain metal layer stacked in sequence, and the thin film transistor formed in this way is a bottom-gate thin film transistor. The driving layer DRL may also adopt a double-layer gate structure, that is, the gate layer may include a first gate layer and a second gate layer, and the gate insulating layer may include a first gate insulating layer for isolating the semiconductor layer and the first gate layer, and a second gate insulating layer for isolating the first gate layer and the second gate layer. For example, in one embodiment of the present disclosure, the driving layer DRL may include a semiconductor layer, a first gate insulating layer, a first gate layer, a second gate insulating layer, a second gate layer, an interlayer dielectric layer, a source-drain metal layer, and a planarization layer sequentially stacked on one side of the substrate BP.

[0049] In one example, see Figure 3, the driving layer DRL may include a semiconductor layer SCL, a gate insulating layer GI, a gate layer GT, an interlayer dielectric layer ILD, a source-drain metal layer SD, a planarization layer PLN, etc. stacked between the substrate BP and the pixel layer PIXL. Each thin film transistor and storage capacitor may be formed by a semiconductor layer SCL, a gate insulating layer GI, a gate layer GT, an interlayer dielectric layer ILD, a source-drain metal layer SD, and other film layers. Among them, the positional relationship of each film layer can be determined according to the film layer structure of the thin film transistor. Further, the semiconductor layer SCL can be used to form the channel region of the transistor, and when necessary, it can also be formed by conductorization to form part of the wiring or conductive structure. The gate layer GT can be used to form one or more of the gate layer wirings such as the scanning wiring, the reset control wiring, and the light emitting control wiring, and can also be used to form the gate of the transistor, and can also be used to form part or all of the electrode plates of the storage capacitor. The source-drain metal layer SD can be used to form source-drain metal layer wirings such as data wiring and driving power supply voltage wiring, and can also be used to form part of the electrode plates of the storage capacitor. Of course, in other embodiments of the present disclosure, the driving layer DRL may further include other film layers as needed, for example, it may further include a light shielding layer, an inorganic buffer layer BUF, etc. located between the semiconductor layer SCL and the substrate BP. As needed, any of the above-mentioned film layers such as the semiconductor layer SCL, the gate layer GT, the source-drain metal layer SD, etc. may also be multilayered, for example, the driving layer DRL may include two different semiconductor layers SCL, or two or three source-drain metal layers SD, or two or three gate layers GT; accordingly, the insulating film layers in the driving layer DRL (such as the gate insulating layer GI, the interlayer dielectric layer ILD, the planarization layer PLN, etc.) may be adaptively increased or decreased, or new insulating film layers may be added as needed.

[0050] As an example, see Figure 3 The driving layer DRL may include an inorganic buffer layer BUF, a semiconductor layer SCL, a gate insulating layer GI, a gate layer GT, an interlayer dielectric layer ILD, a source / drain metal layer SD and a planarization layer PLN which are stacked in sequence, and the thin film transistor formed in this way is a top-gate thin film transistor.

[0051] It is understandable that the above example of the driving backplane DBP is only one possible way of the driving backplane DBP of the embodiment of the present disclosure. In other embodiments of the present disclosure, the driving backplane DBP can also be other structures, for example, the driving backplane DBP can also be a passive driving glass substrate, a silicon-based driving substrate, etc.

[0052] In the embodiments of the present disclosure, see Figure 3The light emitting element LD in the pixel layer PIXL is a thin film light emitting element, which may include two stacked electrodes and a light emitting functional unit EFU sandwiched between the two electrodes. Figure 3 The pixel layer PIXL may include a pixel electrode layer PEL, a light emitting function layer EFL and a common electrode layer COML which are stacked in sequence. The pixel electrode layer PEL has a plurality of pixel electrodes PE in the display area AA of the display panel PNL; the portion of the light emitting function layer EFL connected to the pixel electrode PE serves as a light emitting function unit EFU of the light emitting element LD, and the common electrode layer COML serves as a common electrode and is electrically connected to the light emitting function units EFU of each light emitting element LD.

[0053] Further, the pixel layer PIXL may also include a pixel definition layer PDL located between the pixel electrode layer PEL and the light-emitting functional layer EFL. The pixel definition layer PDL has a plurality of through pixel openings arranged in one-to-one correspondence with the plurality of pixel electrodes PE, and any one of the pixel openings exposes at least a portion of the corresponding pixel electrode PE. For example, the pixel definition layer PDL covers the edge of the pixel electrode PE and exposes at least a portion of the internal area of ​​the pixel electrode PE, so that the pixel definition layer PDL can effectively define the actual effective area of ​​the pixel electrode PE (the area directly connected to the light-emitting functional unit EFU), thereby defining the light-emitting area and light-emitting area of ​​the light-emitting element LD. The light-emitting functional layer EFL at least covers the pixel electrode PE exposed by the pixel definition layer PDL. The common electrode layer COML may cover the light-emitting functional layer EFL in the display area AA. The pixel electrode PE and the common electrode layer COML provide carriers such as electrons and holes to the light-emitting functional layer EFL, so that the light-emitting functional layer EFL emits light. The portion of the light-emitting functional layer EFL located between the pixel electrode PE and the common electrode layer COML may serve as the light-emitting functional unit EFU. The pixel electrode PE, the common electrode layer COML, and the light-emitting functional unit EFU form a light-emitting element LD. Among them, one of the pixel electrode PE and the common electrode layer COML serves as the anode AE ​​of the light-emitting element LD, and the other serves as the cathode CE of the light-emitting element LD. In one example, the pixel electrode PE serves as the anode AE ​​of the light-emitting element LD, and the common electrode layer COML serves as the cathode CE of the light-emitting element LD.

[0054] In some embodiments of the present disclosure, the types of light emitting elements LD are different, and the materials and film layers of light emitting functional units EFU are different. Figure 4 When the light-emitting element LD is an OLED, the light-emitting functional unit EFU may include an organic light-emitting layer EML, and may include one or more of a hole injection layer HIL, a hole transport layer HTL, an electron blocking layer, a hole blocking layer HBL, an electron transport layer ETL and an electron injection layer EIL.

[0055] In one example, in a pixel region PR, the pixel definition layer PDL has three pixel openings, namely, a first pixel opening defining a light-emitting region and a light-emitting area of ​​a red light-emitting element (first sub-pixel PIX1), a second pixel opening defining a light-emitting region and a light-emitting area of ​​a green light-emitting element (second sub-pixel PIX2), and a third pixel opening defining a light-emitting region and a light-emitting area of ​​a blue light-emitting element (third sub-pixel PIX3).

[0056] In one embodiment of the present disclosure, see Figure 2 and Figure 3 , the thin film encapsulation layer TFE can be arranged on the surface of the pixel layer PIXL away from the substrate BP, which may include inorganic encapsulation layers and organic encapsulation layers alternately stacked. The inorganic encapsulation layer can effectively block external moisture and oxygen, and prevent water and oxygen from invading the pixel layer PIXL and causing aging of the materials in the pixel layer PIXL. Optionally, the edge of the inorganic encapsulation layer may be located in the peripheral area BB. The organic encapsulation layer is located between two adjacent inorganic encapsulation layers to achieve planarization and reduce the stress between the inorganic encapsulation layers. Among them, the edge of the organic encapsulation layer may be located between the edge of the display area AA and the edge of the inorganic encapsulation layer. Exemplarily, the thin film encapsulation layer TFE includes a first inorganic encapsulation layer CVD1, an organic encapsulation layer IJP, and a second inorganic encapsulation layer CVD2 sequentially stacked on the side of the pixel layer PIXL away from the substrate BP.

[0057] In one example, the material of any layer of the inorganic encapsulation layer may be an inorganic material, for example, it may include one or more of silicon nitride, silicon oxide, silicon carbide, silicon oxynitride, aluminum oxide, zinc sulfide, zinc oxide and the like. These inorganic materials can effectively block water and oxygen, thereby protecting the light-emitting element LD, especially preventing water and oxygen from invading the light-emitting element LD, and preventing the material in the light-emitting element LD from being degraded and degraded due to the intrusion of water and oxygen. Optionally, the inorganic material may be deposited by plasma enhanced chemical vapor deposition (PECVD) to prepare an inorganic encapsulation layer. In the display panel PNL of the present disclosure, when the thin film encapsulation layer includes multiple layers of inorganic encapsulation layers, the materials of any two layers of the inorganic encapsulation layers may be the same or different, and the thicknesses of any two layers of the inorganic encapsulation layers may be the same or different.

[0058] In one example, the material of the organic encapsulation layer IJP may be an organic material, for example, a resin material. For example, the material of the organic encapsulation layer IJP may be one or more of polymethyl methacrylate, polyvinyl alcohol, polyvinyl phenol, polyether sulfone, polyimide, polyamide, polyacetal, polycarbonate, polyethylene terephthalate, and polyethylene naphthalate. The organic encapsulation layer IJP is used to achieve flattening and stress balance on the side of the display panel PNL away from the substrate BP, reduce the stress of the inorganic encapsulation layer when bending and improve the bending ability of the display panel, especially reduce the stress between the inorganic encapsulation layers. Moreover, when the side of the inorganic encapsulation layer away from the substrate BP has a gap, a gap, and the like, the organic encapsulation layer IJP can fill these spaces to achieve flattening. In one embodiment of the present disclosure, the material of the organic encapsulation layer IJP may be polymethyl methacrylate (PMMA). In the display panel PNL of the present disclosure, when the thin film encapsulation layer includes multiple layers of organic encapsulation layers IJP, the materials of any two layers of organic encapsulation layers IJP may be the same or different, and the thicknesses of any two layers of organic encapsulation layers IJP may be the same or different. Optionally, the organic encapsulation layer IJP may be formed by inkjet printing, screen printing, spin coating or other feasible methods.

[0059] Of course, in other embodiments of the present disclosure, the display panel PNL may not be provided with the thin film encapsulation layer TFE, but may use other methods to encapsulate and protect the pixel layer PIXL.

[0060] In some embodiments of the present disclosure, see Figure 3 The display panel PNL may further include a touch buffer layer TSL, which may be disposed on a side of the thin film encapsulation layer TFE away from the driving backplane DBP, so that the display panel PNL has a touch function. Exemplarily, the touch buffer layer TSL includes a touch buffer layer TBUF, a first touch metal layer TMA, a touch dielectric layer TLD, and a second touch metal layer TMB, which are sequentially stacked on a side of the thin film encapsulation layer TFE away from the substrate BP.

[0061] In the related art, when the display panel has a high resolution, the pixel aperture ratio will be small, which will lead to greater power consumption at the same brightness, thus greatly reducing the life of the display panel. In particular, due to the limitation of blue fluorescent materials, the luminous efficiency and life of blue light emitting elements are much lower than those of red light emitting elements and green light emitting elements. Over time, the luminous efficiency of blue light pixels will drop sharply, and at this time, the mobile phone screen will be yellow and biased, which greatly affects the user experience of the display.

[0062] In order to solve at least one of the above problems, in the present disclosure, the arrangement of the three sub-pixels PIX in the pixel PIXE is optimized. Through a specific arrangement method and structure, the area of ​​the third sub-pixel PIX3 (blue light emitting element) can be increased, the luminous efficiency and service life of the third sub-pixel PIX3 can be improved, and the space utilization of the display panel PNL can be improved.

[0063] In one embodiment of the present disclosure, see Figure 5 Each pixel region PR includes a first sub-pixel region PR1 and a second sub-pixel region PR2, and the first sub-pixel region PR1 and the second sub-pixel region PR2 are arranged along a column direction DV. In an example, the pixel region PR is only composed of the first sub-pixel region PR1 and the second sub-pixel region PR2.

[0064] In one embodiment of the present disclosure, see Figure 5 , the third sub-pixel PIX3 is located in the first sub-pixel region PR1, the first sub-pixel PIX1 and the second sub-pixel PIX2 are located in the second sub-pixel region PR2, and the first sub-pixel PIX1 and the second sub-pixel PIX2 are sequentially arranged along the row direction.

[0065] In one embodiment of the present disclosure, see Figure 5 The first sub-pixel region PR1 has a first protrusion T1 on a side close to the second sub-pixel region PR2, and the second sub-pixel region PR2 has a first notch TC1 corresponding to the first protrusion T1 on a side close to the first sub-pixel region PR1, and the first protrusion T1 is accommodated in the first notch TC1.

[0066] In one example, see Figure 5 and Figure 6, the first sub-pixel region PR1 has a first protrusion T1 on the side close to the second sub-pixel region PR2, and the first protrusion T1 is located in the middle of the first sub-pixel region PR1, then two fourth notches TC4 are formed on the first sub-pixel region PR1 on both sides of the first protrusion T1, and the second sub-pixel region PR2 has two fourth protrusions T4 on the side close to the first sub-pixel region PR1, and a first notch TC1 is formed between the two fourth protrusions T4, wherein the first notch TC1 is arranged correspondingly to the first protrusion T1, and the first protrusion T1 is accommodated in the first notch TC1, and the two fourth protrusions T4 are arranged one-to-one correspondingly to the two fourth notches TC4, and the fourth protrusions T4 are accommodated in the fourth notch TC4. It can be understood that the orthographic projection of the first protrusion T1 along the row direction at least partially overlaps with the orthographic projection of the first notch TC1 along the row direction; the orthographic projection of the fourth protrusion T4 along the row direction at least partially overlaps with the orthographic projection of the fourth notch TC4 along the row direction. In this example, the third pixel opening has a third protrusion, which forms a first protrusion T1, and two fourth notches TC4 are formed on both sides of the first protrusion T1. The first pixel opening has a first protrusion, which forms a fourth protrusion T4. The second pixel opening has a second protrusion, which forms a fourth protrusion T4. A first notch TC1 is formed between the first pixel opening and the second pixel opening.

[0067] In another example, see Figure 8, the first sub-pixel region PR1 has two first protrusions T1 on the side close to the second sub-pixel region PR2, and the two first protrusions T1 can be located on both sides of the first sub-pixel region PR1, then a fourth notch TC4 is formed on the first sub-pixel region PR1 in the middle of the first protrusion T1, the second sub-pixel region PR2 has a fourth protrusion T4 on the side close to the first sub-pixel region PR1, and the fourth protrusion T4 can be located in the middle of the second sub-pixel region PR2, and a first notch TC1 is formed on both sides of a fourth protrusion T4, wherein the two first notches TC1 are arranged one-to-one with the two first protrusions T1, and the first protrusion T1 is accommodated in the first notch TC1, and the fourth protrusion T4 is arranged correspondingly with the fourth notch TC4, and the fourth protrusion T4 is accommodated in the fourth notch TC4. It can be understood that the orthographic projection of the first protrusion T1 along the row direction at least partially overlaps with the orthographic projection of the first notch TC1 along the row direction; the orthographic projection of the fourth protrusion T4 along the row direction at least partially overlaps with the orthographic projection of the fourth notch TC4 along the row direction. In this example, the third pixel opening has two third protrusions, the two third protrusions form two first protrusions T1, a fourth notch TC4 is formed between the two first protrusions T1, the first pixel opening has a first protrusion, the second pixel opening has a second protrusion, the first protrusion and the second protrusion together form the fourth protrusion T4, and at the same time, on both sides of the fourth protrusion T4, the first pixel opening has a first notch TC1, and the second pixel opening has a first notch TC1.

[0068] In other examples, the number of the first protrusions T1 may also be three. Fig. 9 , the number of the first protrusions T1 may also be four.

[0069] In other words, in the two sub-pixel area structure of the above-mentioned pixel area PR, the fourth notch TC4 of the first sub-pixel area PR1 corresponds one-to-one to the fourth protrusion T4 on the second sub-pixel area, and the first protrusion T1 of the first sub-pixel area PR1 corresponds one-to-one to the first notch TC1 on the second sub-pixel area PR2. It can be understood that the first sub-pixel area PR1 has a first tooth-shaped structure on the side close to the second sub-pixel area PR2, and the second sub-pixel area PR2 has a second tooth-shaped structure on the side close to the first sub-pixel PR1. The first tooth-shaped structure cooperates with the protrusions and grooves of the second tooth-shaped structure, the number of protrusions in the first tooth-shaped structure is not less than 1, and the number of protrusions in the second tooth-shaped structure is not less than 1. According to the example, the absolute value of the difference between the number of protrusions on the first tooth-shaped structure and the number of protrusions on the second tooth-shaped structure is 1.

[0070] In one embodiment of the present disclosure, each pixel region PR has the same structure. Figure 5In two adjacent pixel areas PR arranged along the column direction DV, the first sub-pixel area PR1 of one pixel area PR is adjacent to the second sub-pixel area PR2 of the other pixel area PR, the first sub-pixel area PR1 in the upper pixel area PR is adjacent to the second sub-pixel area PR2 in the lower pixel area PR, and, in the adjacent first sub-pixel area PR1 and second sub-pixel area PR2, the first sub-pixel area PR1 has a second protrusion T2, the second sub-pixel area PR2 of the other pixel area PR has a second notch TC2 corresponding to the second protrusion T2, and the second protrusion T2 is accommodated in the second notch TC2.

[0071] In one example, see Figure 7 , the first sub-pixel region PR1 has a second protrusion T2 on the side close to the second sub-pixel region PR2, and the second protrusion T2 is located in the middle of the first sub-pixel region PR1, then two third notches TC3 are formed on the first sub-pixel region PR1 on both sides of the second protrusion T2, the second sub-pixel region PR2 has two third protrusions T3 on the side close to the first sub-pixel region PR1, and a second notch TC2 is formed between the two third protrusions T3, wherein the second notch TC2 is arranged correspondingly to the second protrusion T2, and the second protrusion T2 is accommodated in the second notch TC2, the two third protrusions T3 are arranged one-to-one correspondingly to the two third notches TC3, and the third protrusion T3 is accommodated in the third notch TC3. It can be understood that the orthographic projection of the second protrusion T2 along the row direction at least partially overlaps with the orthographic projection of the second notch TC2 along the row direction; the orthographic projection of the third protrusion T3 along the row direction at least partially overlaps with the orthographic projection of the third notch TC3 along the row direction. In this example, the third pixel opening has a second protrusion T2 and two third notches TC3 located on both sides of the second protrusion T2, the first pixel opening has a third protrusion T3, the second pixel opening has a third protrusion T3, and a second notch TC2 is formed between the first pixel opening and the second pixel opening.

[0072] In another example, see Figure 8, the first sub-pixel region PR1 has two second protrusions T2 on the side close to the second sub-pixel region PR2, and the two second protrusions T2 can be located on both sides of the first sub-pixel region PR1, then a third notch TC3 is formed on the first sub-pixel region PR1 in the middle of the second protrusion T2, the second sub-pixel region PR2 has a third protrusion T3 on the side close to the first sub-pixel region PR1, and the third protrusion T3 can be located in the middle of the second sub-pixel region PR2, and a second notch TC2 is formed on both sides of a third protrusion T3, wherein the two second notches TC2 are arranged one-to-one with the two second protrusions T2, and the second protrusion T2 is accommodated in the second notch TC2, and the third protrusion T3 is arranged correspondingly with the third notch TC3, and the third protrusion T3 is accommodated in the third notch TC3. It can be understood that the orthographic projection of the second protrusion T2 along the row direction at least partially overlaps with the orthographic projection of the second notch TC2 along the row direction; the orthographic projection of the third protrusion T3 along the row direction at least partially overlaps with the orthographic projection of the third notch TC3 along the row direction. In this example, the third pixel opening has two second protrusions T2 and a third gap TC3 located between the two second protrusions T2, the first pixel opening has a third protrusion, the second pixel opening has a fourth protrusion, the third protrusion and the fourth protrusion together form the third protrusion T3, and on both sides of the third protrusion T3, the first pixel opening and the second pixel opening respectively form a second gap TC2.

[0073] In other words, in the structure of the above-mentioned two adjacent pixel areas PR, the third notch TC3 of the first sub-pixel area PR1 corresponds one-to-one to the third protrusion T3 on the second sub-pixel area PR2, and the second protrusion of the first sub-pixel area PR1 corresponds one-to-one to the second notch on the second sub-pixel area PR2. It can be understood that the first sub-pixel area PR1 has a third tooth-shaped structure on the side close to the second sub-pixel area PR2, and the second sub-pixel area PR2 has a fourth tooth-shaped structure on the side close to the first sub-pixel area PR1. The third tooth-shaped structure cooperates with the protrusions and grooves of the fourth tooth-shaped structure. The number of protrusions in the third tooth-shaped structure is not less than 1, and the number of protrusions in the fourth tooth-shaped structure is not less than 1. According to the example, the absolute value of the difference between the number of protrusions on the third tooth-shaped structure and the number of protrusions on the fourth tooth-shaped structure is 1.

[0074] In one embodiment of the present disclosure, along the column direction DV, one side of any first sub-pixel region PR1 has a first protrusion T1 and a fourth notch TC4, and the other side has a second protrusion T2 and a third notch TC3, and along the column direction DV, one side of any second sub-pixel region PR2 has a second notch TC2 and a third protrusion T3, and the other side has a first notch TC1 and a fourth protrusion T4. The present disclosure adopts two sub-pixel PIX regions crossing each other, and two adjacent pixel regions PR crossing each other, so as to facilitate the fusion of the colors of the sub-pixels PIX. At the same time, the structure can maximize the use of screen space.

[0075] In one embodiment of the present disclosure, see Figure 7-Figure 9 , along the column direction DV, the first protrusion T1 and the second protrusion T2 can be symmetrically arranged along the row direction midline of the first sub-pixel region PR1, and the fourth protrusion T4 and the third protrusion T3 can be symmetrically arranged along the row direction midline of the second sub-pixel region PR2. In another example, see Figure 6 The first protrusion T1 and the second protrusion T2 may be alternately arranged along the row direction center line of the first sub-pixel region PR1, and the fourth protrusion T4 and the third protrusion T3 may be alternately arranged along the row direction center line of the second sub-pixel region PR2.

[0076] In one embodiment of the present disclosure, the third sub-pixel PIX3 is arranged in the first sub-pixel region PR1, the first sub-pixel PIX1 and the second sub-pixel PIX2 are arranged in the second sub-pixel region PR2, and the first sub-pixel PIX1 and the second sub-pixel PIX2 are arranged in sequence along the extension direction of the third sub-pixel PIX3. It can be understood that the orthographic projection of the first sub-pixel PIX1 along the column direction DV falls within the orthographic projection of the third sub-pixel PIX3 along the column direction DV, and the orthographic projection of the second sub-pixel PIX2 along the column direction DV falls within the orthographic projection of the third sub-pixel PIX3 along the column direction DV. In the present disclosure, the three sub-pixels PIX are arranged in two rows (the first sub-pixel PIX1 and the second sub-pixel PIX2 are arranged in the first row, and the third sub-pixel PIX3 is arranged in the second row), which can increase the area of ​​the third sub-pixel PIX3, ensure the luminous efficiency and life of the third sub-pixel PIX3, and at the same time facilitate improving the screen utilization.

[0077] The light-emitting area of ​​the third sub-pixel PIX3 is greater than the light-emitting area of ​​the first sub-pixel PIX1, and the light-emitting area of ​​the third sub-pixel PIX3 is greater than the light-emitting area of ​​the second sub-pixel PIX2. The first sub-pixel PIX1 and the second sub-pixel PIX2 are made of phosphorescent materials, while the third sub-pixel PIX3 is made of fluorescent materials. Under the same area, the luminous efficiency and life of the third sub-pixel PIX3 are far less than those of the first sub-pixel PIX1 and the second sub-pixel PIX2. Therefore, by increasing the area of ​​the third sub-pixel PIX3, the luminous efficiency and service life of the third sub-pixel PIX3 are improved. It can be understood that the light-emitting area of ​​the sub-pixel PIX is determined by the area of ​​the corresponding pixel opening. In this example, the orthographic projection area of ​​the third pixel opening on the substrate substrate BP is greater than the orthographic projection area of ​​the second pixel opening on the substrate substrate BP, and the orthographic projection area of ​​the third pixel opening on the substrate substrate BP is greater than the orthographic projection area of ​​the first pixel opening on the substrate substrate BP.

[0078] In one embodiment of the present disclosure, the ratio of the orthogonal projection area of ​​the third pixel opening on the driving backplane DBP to the sum of the orthogonal projection area of ​​the third pixel opening on the driving backplane DBP, the orthogonal projection area of ​​the first pixel opening on the driving backplane DBP, and the orthogonal projection area of ​​the second pixel opening on the driving backplane DBP is 0.45-0.52. For example, the ratio of the orthogonal projection area of ​​the third pixel opening on the driving backplane DBP to the sum of the orthogonal projection area of ​​the third pixel opening on the driving backplane DBP, the orthogonal projection area of ​​the first pixel opening on the driving backplane DBP, and the orthogonal projection area of ​​the second pixel opening on the driving backplane DBP may be 0.45. For another example, the ratio of the orthogonal projection area of ​​the third pixel opening on the driving backplane DBP to the sum of the orthogonal projection area of ​​the third pixel opening on the driving backplane DBP, the orthogonal projection area of ​​the first pixel opening on the driving backplane DBP, and the orthogonal projection area of ​​the second pixel opening on the driving backplane DBP may be 0.47. For another example, the ratio of the orthographic projection area of ​​the third pixel opening on the driving backplane DBP to the sum of the orthographic projection area of ​​the third pixel opening on the driving backplane DBP, the orthographic projection area of ​​the first pixel opening on the driving backplane DBP, and the orthographic projection area of ​​the second pixel opening on the driving backplane DBP can be 0.48. For another example, the ratio of the orthographic projection area of ​​the third pixel opening on the driving backplane DBP to the sum of the orthographic projection area of ​​the third pixel opening on the driving backplane DBP, the orthographic projection area of ​​the first pixel opening on the driving backplane DBP, and the orthographic projection area of ​​the second pixel opening on the driving backplane DBP can be 0.5. For another example, the ratio of the orthographic projection area of ​​the third pixel opening on the driving backplane DBP to the sum of the orthographic projection area of ​​the third pixel opening on the driving backplane DBP, the orthographic projection area of ​​the first pixel opening on the driving backplane DBP, and the orthographic projection area of ​​the second pixel opening on the driving backplane DBP can be 0.52.

[0079] The ratio of the orthographic projection area of ​​the third pixel opening on the driving backplane DBP, the sum of the orthographic projection area of ​​the first pixel opening on the driving backplane DBP, and the orthographic projection area of ​​the second pixel opening on the driving backplane DBP to the orthographic projection area of ​​the pixel area PR on the driving backplane DBP is 0.92-0.98. For example, the ratio of the orthographic projection area of ​​the third pixel opening on the driving backplane DBP, the sum of the orthographic projection area of ​​the first pixel opening on the driving backplane DBP, and the orthographic projection area of ​​the second pixel opening on the driving backplane DBP to the orthographic projection area of ​​the pixel area PR on the driving backplane DBP is 0.92. For another example, the ratio of the orthographic projection area of ​​the third pixel opening on the driving backplane DBP, the sum of the orthographic projection area of ​​the first pixel opening on the driving backplane DBP, and the orthographic projection area of ​​the second pixel opening on the driving backplane DBP to the orthographic projection area of ​​the pixel area PR on the driving backplane DBP is 0.94. For another example, the ratio of the orthographic projection area of ​​the third pixel opening on the driving backplane DBP, the sum of the orthographic projection area of ​​the first pixel opening on the driving backplane DBP, and the orthographic projection area of ​​the second pixel opening on the driving backplane DBP to the orthographic projection area of ​​the pixel area PR on the driving backplane DBP is 0.96. For another example, the ratio of the orthographic projection area of ​​the third pixel opening on the driving backplane DBP, the sum of the orthographic projection area of ​​the first pixel opening on the driving backplane DBP, and the orthographic projection area of ​​the second pixel opening on the driving backplane DBP to the orthographic projection area of ​​the pixel area PR on the driving backplane DBP is 0.97. For another example, the ratio of the orthographic projection area of ​​the third pixel opening on the driving backplane DBP, the sum of the orthographic projection area of ​​the first pixel opening on the driving backplane DBP, and the orthographic projection area of ​​the second pixel opening on the driving backplane DBP to the orthographic projection area of ​​the pixel area PR on the driving backplane DBP is 0.98. By adopting the pixel arrangement method disclosed in the present invention, the area of ​​the blue sub-pixel (the third sub-pixel PIX3) is greatly increased, solving the problem of fast life decay of the blue sub-pixel.

[0080] In one embodiment of the present disclosure, the orthographic projection area of ​​the first pixel opening on the substrate BP is equal to the orthographic projection area of ​​the second pixel opening on the substrate BP. It is understandable that the luminous area of ​​the first sub-pixel PIX1 is equal to the luminous area of ​​the second sub-pixel PIX2.

[0081] In one embodiment of the present disclosure, in one pixel region PR, the first sub-pixel PIX1 and the second sub-pixel PIX2 are arranged in a mirror-symmetrical manner.

[0082] In one embodiment of the present disclosure, there is a gap between the adjacent first pixel opening, the second pixel opening and the third pixel opening; the width of the gap is 5μm-18μm. It is understandable that the distance between any two adjacent pixel openings is 5μm-18μm. Among them, the width refers to the thickness of the gap along the arrangement direction of the two pixel openings, that is, the distance between the two adjacent pixel openings. In other words, in the display area, the distance between the two adjacent third pixel openings is 5μm-18μm, the distance between the adjacent third pixel opening and the second pixel opening is 5μm-18μm, the distance between the adjacent third pixel opening and the first pixel opening is 5μm-18μm, and the distance between the adjacent first pixel opening and the second pixel opening is 5μm-18μm. In one example, the distance between any two adjacent pixel openings is equal. For example, the distance between two adjacent third pixel openings is 5μm, the distance between the adjacent third pixel opening and the second pixel opening is 5μm, the distance between the adjacent third pixel opening and the first pixel opening is 5μm, and the distance between the adjacent first pixel opening and the second pixel opening is 5μm. For another example, the distance between two adjacent third pixel openings is 8μm, the distance between the adjacent third pixel opening and the second pixel opening is 8μm, the distance between the adjacent third pixel opening and the first pixel opening is 8μm, and the distance between the adjacent first pixel opening and the second pixel opening is 8μm. For another example, the distance between two adjacent third pixel openings is 10μm, the distance between the adjacent third pixel opening and the second pixel opening is 10μm, the distance between the adjacent third pixel opening and the first pixel opening is 10μm, and the distance between the adjacent first pixel opening and the second pixel opening is 15μm. For another example, the distance between two adjacent third pixel openings is 15μm, the distance between the adjacent third pixel opening and the second pixel opening is 15μm, the distance between the adjacent third pixel opening and the first pixel opening is 15μm, and the distance between the adjacent first pixel opening and the second pixel opening is 15μm. For another example, the distance between two adjacent third pixel openings is 18μm, the distance between the adjacent third pixel opening and the second pixel opening is 18μm, the distance between the adjacent third pixel opening and the first pixel opening is 18μm, and the distance between the adjacent first pixel opening and the second pixel opening is 18μm. In another example, the distance between any two adjacent pixel openings may not be equal.

[0083] In one example, sub-pixels may be prepared by evaporation, so that the distance between adjacent pixel openings can be reduced as much as possible, thereby improving the pixel opening ratio and lifespan.

[0084] In this example, a first sub-pixel PIX1, a second sub-pixel PIX2, and a third sub-pixel PIX3 are used as a pixel PIX, and there is a gap between any two adjacent sub-pixels PIX, and the area enclosed by the center line of the gap is the pixel area PR. The center line of the gap between the first sub-pixel PIX1, the second sub-pixel PIX2, and the third sub-pixel PIX3 is used as the boundary to divide the first sub-pixel area PR1 and the second sub-pixel area PR2.

[0085] In one embodiment of the present disclosure, see Figure 5-Figure 9 Along the column direction DV, one side edge of the third pixel opening is flush with one side edge of the first pixel opening, and the other side edge of the third pixel opening is flush with one side edge of the second pixel opening. In this way, the problems of displaying color fringes and displaying jagged edges can be avoided, and the space utilization rate can be increased.

[0086] In one embodiment of the present disclosure, the number of the first protrusions T1 does not exceed four, the number of the second protrusions T2 does not exceed four, the number of the fourth protrusions T4 does not exceed four, and the number of the third protrusions T3 does not exceed four. In this way, the fusion of the colors of each sub-pixel can be ensured, and the space occupancy rate can be high.

[0087] By adopting the solution disclosed in the present invention, not only can the pixel aperture ratio be improved, but also the space of the display panel can be utilized to the maximum extent, the service life of the screen can be increased, the screen viewing experience can be clearer, and color fringing and jagged problems can be avoided.

[0088] In one embodiment of the present disclosure, the area of ​​the first pixel opening, the area of ​​the second pixel opening, and the area of ​​the third pixel opening are selected according to requirements.

[0089] Those skilled in the art will readily appreciate other embodiments of the present disclosure after considering the specification and practicing the invention disclosed herein. This application is intended to cover any modification, use or adaptation of the present disclosure, which follows the general principles of the present disclosure and includes common knowledge or customary techniques in the art that are not disclosed in the present disclosure. The specification and examples are intended to be exemplary only, and the true scope and spirit of the present disclosure are indicated by the appended claims.

Claims

1. A display panel, characterized in that: The display panel comprises a display area and a peripheral area, wherein the display area comprises a plurality of pixel areas arranged in an array; each pixel area is provided with a pixel, wherein the pixel comprises a first sub-pixel, a second sub-pixel and a third sub-pixel; the emission wavelength of the third sub-pixel is smaller than the emission wavelength of the first sub-pixel and the emission wavelength of the second sub-pixel, and the emission area of ​​the third sub-pixel is larger than the emission area of ​​the first sub-pixel and the emission area of ​​the second sub-pixel; Along the column direction, the pixel area is divided into a first sub-pixel area and a second sub-pixel area, the first sub-pixel area has a first protrusion on a side close to the second sub-pixel area, the second sub-pixel area has a first notch arranged corresponding to the first protrusion on a side close to the first sub-pixel area, and the first protrusion is accommodated in the first notch; the third sub-pixel is located in the first sub-pixel area; the first sub-pixel and the second sub-pixel are located in the second sub-pixel area, and are arranged in sequence along the row direction; In two adjacent pixel areas arranged along the column direction, the first sub-pixel area of ​​one pixel area has a second protrusion, the second sub-pixel area of ​​the other pixel area has a second notch corresponding to the second protrusion, and the second protrusion is accommodated in the second notch.

2. The display panel according to claim 1, characterized in that: The display panel comprises a driving backplane and a pixel layer which are stacked; In the pixel layer, the third sub-pixel has a third pixel opening, the first sub-pixel has a first pixel opening, and the second sub-pixel has a second pixel opening; The ratio of the orthographic projection area of ​​the third pixel opening on the driving backplane to the sum of the orthographic projection area of ​​the third pixel opening on the driving backplane, the orthographic projection area of ​​the first pixel opening on the driving backplane and the orthographic projection area of ​​the second pixel opening on the driving backplane is 0.45-0.52; The ratio of the sum of the orthographic projection area of ​​the third pixel opening on the driving backplane, the orthographic projection area of ​​the first pixel opening on the driving backplane and the orthographic projection area of ​​the second pixel opening on the driving backplane to the orthographic projection area of ​​the pixel area on the driving backplane is 0.92-0.

98.

3. The display panel according to claim 2, characterized in that: The ratio of the orthographic projection area of ​​the third pixel opening on the driving backplane to the sum of the orthographic projection area of ​​the third pixel opening on the driving backplane, the orthographic projection area of ​​the first pixel opening on the driving backplane and the orthographic projection area of ​​the second pixel opening on the driving backplane is 0.48; The ratio of the sum of the orthographic projection area of ​​the third pixel opening on the driving backplane, the orthographic projection area of ​​the first pixel opening on the driving backplane and the orthographic projection area of ​​the second pixel opening on the driving backplane to the orthographic projection area of ​​the pixel area on the driving backplane is 0.

97.

4. The display panel according to claim 2, characterized in that: The orthographic projection area of ​​the first pixel opening on the driving backplane is the same as the orthographic projection area of ​​the second pixel opening on the driving backplane, and there is a gap between the two; The first pixel opening and the second pixel opening are arranged in mirror symmetry along a center line of the gap.

5. The display panel according to claim 2, characterized in that: Along the column direction, one side edge of the third pixel opening is flush with one side edge of the first pixel opening, and the other side edge of the third pixel opening is flush with one side edge of the second pixel opening.

6. The display panel according to claim 2, characterized in that: There is a gap between the first pixel opening, the second pixel opening and the third pixel opening that are adjacently arranged; the width of the gap is 5 μm-18 μm.

7. The display panel according to claim 1, characterized in that: Along the column direction, the first protrusions and the second protrusions are symmetrically arranged.

8. The display panel according to claim 1, characterized in that: Along the column direction, the first protrusions and the second protrusions are arranged alternately.

9. The display panel according to claim 2, characterized in that: In one of the pixel regions, the second sub-pixel region has a fourth protrusion on a side close to the first sub-pixel region, and the first gap is formed between two adjacent fourth protrusions; The first pixel opening has a first protrusion, the second pixel opening has a second protrusion, the first protrusion and the second protrusion respectively form the fourth protrusion, or the first protrusion and the second protrusion together form the fourth protrusion.

10. The display panel according to claim 1, characterized in that: The number of the first protrusions is no more than four; the number of the second protrusions is no more than four.