A PON port rate configuration method, apparatus and electronic equipment

By flexibly configuring PON port rates and dynamically allocating bandwidth, the challenge of configuring multiple rates in PON networks is solved, achieving improved speed and real-time performance of data transmission, and significantly reducing latency, especially in applications such as video calls and games.

CN119316756BActive Publication Date: 2026-01-06ANHUI KEPU CORE LIGHT TECHNOLOGY CO LTD
View PDF 3 Cites 0 Cited by

Patent Information

Application Number
CN202411473826.X
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2024-10-22
Publication Date
2026-01-06
Estimated Expiration
2044-10-22

AI Technical Summary

Technical Problem

In PON networks, as communication scenarios become more complex, users have higher requirements for high bandwidth, low latency, and low latency jitter. Existing technologies are unable to effectively support uplink and downlink configurations with different rates, especially in vehicular networks where the differences in uplink and downlink rate requirements are significant.

Method used

By flexibly configuring the PON port rate, using a high-speed serial communication interface model for data conversion, and utilizing dynamic bandwidth allocation, parallel data bit width adjustment and splicing parsing are achieved, supporting data transmission at different rates.

Benefits of technology

It improves the speed and real-time performance of data transmission, especially significantly reducing latency in low-latency applications such as video calls and games, thereby improving network performance and user experience.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119316756B_ABST
    Figure CN119316756B_ABST
Patent Text Reader

Abstract

The application provides a PON port rate configuration method and device and electronic equipment, and relates to the field of information technology, which comprises the following steps: obtaining a PON port rate; configuring different optical signal coding modes for the PON port based on the PON port rate; converting serial data of the PON port with different optical signal coding modes into parallel data based on a high-speed serial communication interface model, and adjusting the bit width of the parallel data based on the PON port rate; identifying a corresponding identification delimiter through sliding code based on the bit width of the parallel data, so as to determine the position of a payload; and splicing and analyzing the parallel data with different bit widths, so as to complete the configuration of the PON port rate. According to the bandwidth requirement of different application scenarios, the application flexibly configures the uplink and downlink rates of the PON port; the bit width of the parallel data is adjusted through the PON port rate, and the efficient use of bandwidth resources is ensured through dynamic bandwidth allocation.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This invention relates to the field of information technology, and in particular to a PON port rate configuration method, apparatus, and electronic device. Background Technology

[0002] Currently, PON (Passive Optical Network) technology has become the mainstream technology for home broadband and is increasingly being applied in industrial control and vehicle communication. However, in these emerging application areas, with the increasing complexity of communication scenarios, users' requirements for high bandwidth, low latency, and low latency jitter are also becoming more stringent. To meet the demand for high bandwidth, the industry generally upgrades PON networks, such as from GPON (Gigabit Passive Optical Network) to XGPON (10-Gigabit-capable Passive Optical Network) or XGSPON (10-Gigabit-capable Symmetric Passive Optical Network), or, in future applications, using even higher-speed passive optical networks. In this context, PON networks will exhibit various networking scenarios with different speeds, especially in vehicle networks, where uplink and downlink speeds need to be configured differently for different usage scenarios.

[0003] With the rapid development of PON network technology, supporting various uplink and downlink speeds in diverse application scenarios such as home broadband, local area networks (LANs), industrial control, and vehicle networks remains a challenge. For example, in a LAN PON network, the upstream and downstream connections may have different bandwidth requirements, resulting in different uplink and downlink speeds. Figure 1 As shown, uplink and downlink speeds of 1.244g, 2.488g, 9.976g, 24.883g, and 49.766g are observed. Therefore, a PON network with configurable port speeds and the ability to arbitrarily match uplink and downlink speeds is needed.

[0004] Therefore, a PON port rate configuration method, device, and electronic equipment are proposed. Summary of the Invention

[0005] This specification provides a PON port rate configuration method, device, and electronic equipment, which flexibly configures the uplink and downlink rates of the PON port according to the bandwidth requirements of different application scenarios; adjusts the bit width of parallel data through the PON port rate, and uses dynamic bandwidth allocation to ensure efficient utilization of bandwidth resources.

[0006] This manual provides a method for configuring the speed of a PON port, including:

[0007] Obtain the PON port speed;

[0008] Configure different optical signal encoding modes for the PON port based on the PON port rate;

[0009] Based on the high-speed serial communication interface model, the serial data of the PON port with different optical signal encoding modes is converted into parallel data, and the bit width of the parallel data is adjusted based on the PON port rate.

[0010] Based on the bit width of the parallel data, the corresponding identification delimiter is identified by the sliding code, thereby determining the position of the payload;

[0011] The parallel data with different bit widths are spliced ​​and parsed to complete the configuration of the PON port rate.

[0012] Optionally, the high-speed serial communication interface model includes the SerDes model.

[0013] Optionally, the conversion of serial data from the PON port with different optical signal encoding modes into parallel data based on the high-speed serial communication interface model includes:

[0014] The SerDes model includes a serializer and a deserializer;

[0015] At the transmitting end, the parallel data is converted into serial data by the serializer;

[0016] At the receiving end, the serial data is converted into new parallel data by the deserializer.

[0017] Optionally, the step of concatenating and parsing the parallel data with different bit widths to complete the configuration of the PON port rate includes:

[0018] The bus information is determined according to the new parallel data using a dynamic bandwidth allocation model, thereby ensuring that the delay of the bandwidth allocation for the new parallel data is the same.

[0019] Optional, also includes:

[0020] When the uplink bandwidth requirement is less than the downlink bandwidth requirement, configure the uplink PON port rate to 2.488g and the downlink PON port rate to 9.976g.

[0021] Optional, also includes:

[0022] When the uplink bandwidth requirement equals the downlink bandwidth requirement, both the uplink PON port rate and the downlink PON port rate are configured to 2.488g.

[0023] Optional, also includes:

[0024] When the uplink bandwidth requirement is greater than the downlink bandwidth requirement, configure the uplink PON port rate to 9.976g and the downlink PON port rate to 2.488g.

[0025] This specification provides a PON port rate configuration device, including:

[0026] The acquisition module is used to acquire the PON port rate;

[0027] The configuration module is used to configure different optical signal encoding modes for the PON port based on the PON port rate;

[0028] The conversion module is used to convert serial data of the PON port with different optical signal encoding modes into parallel data based on the high-speed serial communication interface model, and to adjust the bit width of the parallel data based on the PON port rate.

[0029] The identification module is used to identify the corresponding identification delimiter based on the bit width of the parallel data through a sliding code, thereby determining the position of the payload;

[0030] The processing module is used to concatenate and parse the parallel data with different bit widths, thereby completing the configuration of the PON port rate.

[0031] Optionally, the high-speed serial communication interface model includes the SerDes model.

[0032] Optionally, the conversion module includes:

[0033] The SerDes model includes a serializer and a deserializer;

[0034] At the transmitting end, the parallel data is converted into serial data by the serializer;

[0035] At the receiving end, the serial data is converted into new parallel data by the deserializer.

[0036] Optionally, the processing module includes:

[0037] The bus information is determined according to the new parallel data using a dynamic bandwidth allocation model, thereby ensuring that the delay of the bandwidth allocation for the new parallel data is the same.

[0038] Optional, also includes:

[0039] When the uplink bandwidth requirement is less than the downlink bandwidth requirement, configure the uplink PON port rate to 2.488g and the downlink PON port rate to 9.976g.

[0040] Optional, also includes:

[0041] When the uplink bandwidth requirement equals the downlink bandwidth requirement, both the uplink PON port rate and the downlink PON port rate are configured to 2.488g.

[0042] Optional, also includes:

[0043] When the uplink bandwidth requirement is greater than the downlink bandwidth requirement, configure the uplink PON port rate to 9.976g and the downlink PON port rate to 2.488g.

[0044] This specification also provides an electronic device, wherein the electronic device includes:

[0045] Processor; and,

[0046] A memory that stores computer-executable instructions, which, when executed, cause the processor to perform any of the methods described above.

[0047] This specification also provides a computer-readable storage medium that stores one or more programs that, when executed by a processor, implement any of the methods described above.

[0048] In this invention, the uplink and downlink rates of the PON port are flexibly configured according to the bandwidth requirements of different application scenarios; the bit width of parallel data is adjusted by adjusting the PON port rate, and dynamic bandwidth allocation is used to ensure efficient use of bandwidth resources; a high-speed serial communication interface model is used to convert data between serial and parallel modes, which enables fast data transmission and processing. This helps to reduce data transmission latency and improve real-time performance, which is especially important for applications that require low latency, such as video calls and games. Attached Figure Description

[0049] To more clearly illustrate the technical solutions in the embodiments of this application, the accompanying drawings used in the description of the embodiments will be briefly introduced below. Obviously, the accompanying drawings described below are only some embodiments of this application. For those skilled in the art, other drawings can be obtained based on these drawings without creative effort.

[0050] Figure 1 A schematic diagram of a PON network composed of multiple rate OLTs and multiple rate ONUs in existing technology;

[0051] Figure 2 A schematic diagram illustrating the principle of a PON port rate configuration method provided in the embodiments of this specification;

[0052] Figure 3 This is a schematic diagram illustrating the PON network configuration when the uplink bandwidth requirement is less than the downlink bandwidth requirement, as provided in the embodiments of this specification.

[0053] Figure 4 This is a schematic diagram illustrating the PON network configuration when the uplink bandwidth requirement equals the downlink bandwidth requirement, as provided in the embodiments of this specification.

[0054] Figure 5 This is a schematic diagram illustrating the PON network configuration when the uplink bandwidth requirement is greater than the downlink bandwidth requirement, as provided in the embodiments of this specification.

[0055] Figure 6 This is a schematic diagram of the structure of a PON port rate configuration device provided in the embodiments of this specification;

[0056] Figure 7 This is a schematic diagram of the structure of an electronic device provided in an embodiment of this specification;

[0057] Figure 8 This is a schematic diagram of a computer-readable medium provided for embodiments of this specification. Detailed Implementation

[0058] The following description is intended to disclose the present invention and enable those skilled in the art to implement it. The preferred embodiments described below are merely examples, and other obvious variations will occur to those skilled in the art. The basic principles of the invention defined in the following description can be applied to other embodiments, modifications, improvements, equivalents, and other technical solutions that do not depart from the spirit and scope of the invention.

[0059] The following is in conjunction with the appendix Figure 1-8 Exemplary embodiments of the invention will be described more fully here. However, exemplary embodiments can be implemented in many forms and should not be construed as limiting the invention to the embodiments set forth herein. Rather, these exemplary embodiments are provided to make the invention more comprehensive and complete, and to facilitate a full communication of the inventive concept to those skilled in the art. The same reference numerals in the figures denote the same or similar elements, components, or parts, and therefore repeated descriptions of them are omitted.

[0060] Subject to the technical concept of this invention, the features, structures, characteristics or other details described in a particular embodiment may be combined in one or more other embodiments in a suitable manner.

[0061] In the description of specific embodiments, the features, structures, characteristics, or other details described in this invention are intended to enable those skilled in the art to fully understand the embodiments. However, it is not excluded that those skilled in the art can practice the technical solutions of this invention without one or more of the specific features, structures, characteristics, or other details.

[0062] The flowcharts shown in the accompanying drawings are merely illustrative and do not necessarily include all content and operations / steps, nor do they necessarily have to be performed in the described order. For example, some operations / steps can be broken down, while others can be combined or partially combined; therefore, the actual execution order may change depending on the specific circumstances.

[0063] The block diagrams shown in the accompanying drawings are merely functional entities and do not necessarily correspond to physically independent entities. That is, these functional entities can be implemented in software, in one or more hardware modules or integrated circuits, or in different network and / or processor devices and / or microcontroller devices.

[0064] The terms “and / or” or “and / or” include all combinations of any one or more of the listed items.

[0065] Figure 2 This is a schematic diagram illustrating the principle of a PON port rate configuration method provided in an embodiment of this specification. The method may include:

[0066] S110: Obtain the PON port rate;

[0067] S120: Configure different optical signal encoding modes for the PON port based on the PON port rate;

[0068] In the specific implementation of this specification, for PON ports, the physical characteristic of optical rate is essentially uniform; that is, the basic rate of the optical signal is constant during actual operation of each port. Therefore, the data transmission and reception rate of the PON port can be modified by using different optical signal encoding modes, meaning that the amount of data information carried at the same optical signal rate can vary. Specifically, assuming the actual rate of the PON port is 1.244g, its optical signal encoding mode is PAM0; then, according to the proportional relationship, the optical signal encoding mode at an actual rate of 4.97664g should be PAM4.

[0069] S130: Based on the high-speed serial communication interface model, the serial data of the PON port with different optical signal encoding modes is converted into parallel data, and the bit width of the parallel data is adjusted based on the PON port rate.

[0070] Optionally, the high-speed serial communication interface model includes the SerDes model.

[0071] In the specific implementation described in this specification, SerDes (Serializer / Deserializer) is a mature communication technology that converts parallel data into serial data for transmission and restores the serial data to parallel data at the receiving end. It is primarily used to reduce the number of physical connections required for transmission, thereby improving data transmission speed and efficiency.

[0072] Optionally, the conversion of serial data from the PON port with different optical signal encoding modes into parallel data based on the high-speed serial communication interface model includes:

[0073] The SerDes model includes a serializer and a deserializer;

[0074] At the transmitting end, the parallel data is converted into serial data by the serializer;

[0075] At the receiving end, the serial data is converted into new parallel data by the deserializer.

[0076] In the specific implementation of this specification, at the transmitting end, parallel data is precisely converted into a corresponding serial data stream according to a predetermined rate mode using advanced serializer technology. The different rate settings directly affect the bit width configuration of the parallel data during serialization, ensuring data integrity and efficient transmission. Correspondingly, at the receiving end, the deserializer accurately converts the received serial data back into parallel format according to preset rate and bit width parameters to meet the needs of the backend processing system.

[0077] S140: Based on the bit width of the parallel data, the corresponding identification delimiter is identified by the sliding code, thereby determining the position of the payload;

[0078] In the specific implementation of this specification, the identification logic is dynamically adjusted according to the currently configured data bit width to ensure that the delimiter identification can be completed accurately under different rates and bit widths. This greatly enhances the system's compatibility and scalability, enabling the PON network to easily cope with various rate and bandwidth requirements that may arise in the future.

[0079] After successfully identifying and delimiting the data, the system further realizes intelligent splicing of multiple data with different bit widths. This is done to integrate data segments from different rate channels with different bit widths into a unified data stream, so that subsequent processing modules can parse and process them according to a hierarchical structure similar to the traditional PON protocol. This not only simplifies the data processing flow, but also improves the overall efficiency and stability of the system.

[0080] S150: The parallel data with different bit widths are spliced ​​and parsed to complete the configuration of the PON port rate.

[0081] In the specific implementation of this specification

[0082] Optionally, the step of concatenating and parsing the parallel data with different bit widths to complete the configuration of the PON port rate includes:

[0083] The bus information is determined according to the new parallel data using a dynamic bandwidth allocation model, thereby ensuring that the delay of the bandwidth allocation for the new parallel data is the same.

[0084] In the specific implementation of this specification, given that a PON port needs to support flexible configuration of different uplink and downlink rates, and these different rates may involve multiple protocol standards such as GPON, XGPON, and 50G-PON, a common protocol format is required to ensure that the device can successfully register, interact with services, and communicate data under various configurable rate environments. Specifically, a protocol encapsulation layer is designed, located between the physical layer and higher-layer protocols, responsible for uniformly encapsulating data frames under different PON protocol standards. During the encapsulation process, the original data frame (whether in GPON, XGPON, or 50G-PON format) is converted into an intermediate representation containing necessary metadata (such as protocol type, rate identifier, frame length, etc.) to ensure that subsequent processing modules can recognize and correctly process this data. The protocol encapsulation layer decouples the rate from the protocol standard. This means that regardless of the uplink and downlink rates of the PON port, the encapsulation layer can adjust the encapsulation strategy according to the current rate setting without changing the internal protocol format. Thus, even if the rate changes, the system can maintain compatibility with multiple protocol standards. Standardized message formats and interaction protocols are employed to ensure that devices with different speeds and protocol standards can communicate according to the same rules. A dynamic protocol adaptation mechanism allows the system to dynamically select the appropriate parser and processor to process data based on the protocol type identifier and speed information in the received data frames. This ensures that even when new protocol standards or speed configurations are encountered during network operation, the system can quickly adapt and handle them correctly.

[0085] The parallel data converted by SerDes is treated as a bus signal with flexibly configurable bit width. This elevates the flexibility of the data flow to a new level, enabling the system to dynamically adjust the data bit width according to actual needs, thereby maximizing the utilization of available bandwidth resources while ensuring consistency in bandwidth allocation latency.

[0086] Optional, also includes:

[0087] When the uplink bandwidth requirement is less than the downlink bandwidth requirement, configure the uplink PON port rate to 2.488g and the downlink PON port rate to 9.976g.

[0088] In the specific implementation of this specification, such as Figure 3 As shown, in an in-vehicle network environment, when passengers engage in entertainment activities such as watching videos and listening to music, network traffic exhibits characteristics of relatively low uplink bandwidth demand and significantly increased downlink bandwidth demand. For this specific application scenario, PON (Passive Optical Network) technology can be adopted, and by rationally configuring the PON port rates of the OLT (Optical Line Terminal) and ONU (Optical Network Unit), this difference in bandwidth demand can be efficiently met. Assuming the uplink rate is configured to 2.488Gbps (i.e., 2.488Gbit / s, or an approximation of 2.5Gbps, commonly found in Ethernet standards), and the downlink rate is configured to 9.976Gbps, this configuration strategy directly addresses the characteristics of low uplink bandwidth demand and high downlink bandwidth demand. Under this configuration, the PON ports of the OLT and ONU will transmit data at the set rates, ensuring that a large amount of downlink data, such as video and audio streams, can be smoothly transmitted to the in-vehicle equipment, while maintaining low-latency transmission of uplink control signals and a small amount of uplink data.

[0089] Optional, also includes:

[0090] When the uplink bandwidth requirement equals the downlink bandwidth requirement, both the uplink PON port rate and the downlink PON port rate are configured to 2.488g.

[0091] In the specific implementation of this specification, such as Figure 4As shown, in an in-vehicle network environment, when passengers engage in activities such as gaming and video calls, network traffic typically exhibits characteristics where uplink and downlink bandwidth requirements are roughly equal. This necessitates a symmetrical bandwidth configuration to support these real-time interactive applications. For this scenario, the uplink and downlink rates of the PON ports of both the OLT and ONU in the PON network are configured to 2.488Gbps (or approximately 2.5Gbps). With this symmetrical rate configuration, the network can efficiently handle both uplink and downlink data streams simultaneously, ensuring real-time transmission of game data, smooth video calls, and potential file sharing needs. Because the uplink and downlink bandwidths are identical, the network will not experience data transmission obstruction in one direction due to excessive data traffic in the other, thereby improving overall network performance and user experience.

[0092] Optional, also includes:

[0093] When the uplink bandwidth requirement is greater than the downlink bandwidth requirement, configure the uplink PON port rate to 9.976g and the downlink PON port rate to 2.488g.

[0094] In the specific implementation of this specification, such as Figure 5 As shown, in vehicular networks, when cameras are operating, especially when high-definition or ultra-high-definition cameras are transmitting video streams, there is a working mode with high uplink bandwidth requirements and low downlink bandwidth requirements. This is because cameras need to upload captured video data to servers or processing centers in real time, while downlink data may mainly consist of control signals or a small amount of feedback information. To address this scenario, the PON ports of the OLT and ONU in the PON network are configured with an uplink rate of 9.976Gbps and a downlink rate of 2.488Gbps. This configuration ensures that cameras can efficiently transmit large amounts of video data to other parts of the network while maintaining low downlink bandwidth requirements, thus saving bandwidth resources and reducing the risk of network congestion.

[0095] In this invention, the uplink and downlink rates of the PON port are flexibly configured according to the bandwidth requirements of different application scenarios; the bit width of parallel data is adjusted by adjusting the PON port rate, and dynamic bandwidth allocation is used to ensure efficient use of bandwidth resources; a high-speed serial communication interface model is used to convert data between serial and parallel modes, which enables fast data transmission and processing. This helps to reduce data transmission latency and improve real-time performance, which is especially important for applications that require low latency, such as video calls and games.

[0096] Figure 6 This is a schematic diagram of a PON port rate configuration device provided in an embodiment of this specification. The device may include:

[0097] Module 10 is used to obtain the PON port rate;

[0098] Configuration module 20 is used to configure different optical signal encoding modes for the PON port based on the PON port rate;

[0099] The conversion module 30 is used to convert serial data of the PON port with different optical signal encoding modes into parallel data based on the high-speed serial communication interface model, and to adjust the bit width of the parallel data based on the PON port rate.

[0100] The identification module 40 is used to identify the corresponding identification delimiter by using a sliding code based on the bit width of the parallel data, thereby determining the position of the payload;

[0101] The processing module 50 is used to splice and parse the parallel data with different bit widths, thereby completing the configuration of the PON port rate.

[0102] Optionally, the high-speed serial communication interface model includes the SerDes model.

[0103] Optionally, the conversion module 30 includes:

[0104] The SerDes model includes a serializer and a deserializer;

[0105] At the transmitting end, the parallel data is converted into serial data by the serializer;

[0106] At the receiving end, the serial data is converted into new parallel data by the deserializer.

[0107] Optionally, the processing module 50 includes:

[0108] The bus information is determined according to the new parallel data using a dynamic bandwidth allocation model, thereby ensuring that the delay of the bandwidth allocation for the new parallel data is the same.

[0109] Optional, also includes:

[0110] When the uplink bandwidth requirement is less than the downlink bandwidth requirement, configure the uplink PON port rate to 2.488g and the downlink PON port rate to 9.976g.

[0111] Optional, also includes:

[0112] When the uplink bandwidth requirement equals the downlink bandwidth requirement, both the uplink PON port rate and the downlink PON port rate are configured to 2.488g.

[0113] Optional, also includes:

[0114] When the uplink bandwidth requirement is greater than the downlink bandwidth requirement, configure the uplink PON port rate to 9.976g and the downlink PON port rate to 2.488g.

[0115] The functions of the apparatus in this embodiment have been described in the above method embodiments. Therefore, for any parts not detailed in this embodiment, please refer to the relevant descriptions in the foregoing embodiments, which will not be repeated here.

[0116] Based on the same inventive concept, embodiments of this specification also provide an electronic device.

[0117] The following describes embodiments of the electronic device of the present invention, which can be considered as specific implementations of the methods and apparatus embodiments of the present invention described above. Details described in the embodiments of the electronic device of the present invention should be considered as supplements to the methods or apparatus embodiments described above; details not disclosed in the embodiments of the electronic device of the present invention can be implemented with reference to the methods or apparatus embodiments described above.

[0118] Figure 7 This is a schematic diagram of an electronic device provided as an embodiment of this specification. Refer to the following... Figure 7 The electronic device 300 according to this embodiment of the present invention will be described. Figure 7 The electronic device 300 shown is merely an example and should not impose any limitations on the functionality and scope of use of the embodiments of the present invention.

[0119] like Figure 7 As shown, the electronic device 300 is presented in the form of a general-purpose computing device. The components of the electronic device 300 may include, but are not limited to: at least one processing unit 310, at least one storage unit 320, a bus 330 connecting different system components (including storage unit 320 and processing unit 310), a display unit 340, etc.

[0120] The storage unit stores program code that can be executed by the processing unit 310, causing the processing unit 310 to perform the steps described in the processing method section of this specification according to various exemplary embodiments of the present invention. For example, the processing unit 310 can perform, for example... Figure 2 The steps are shown.

[0121] The storage unit 320 may include a readable medium in the form of a volatile storage unit, such as a random access memory unit (RAM) 3201 and / or a cache storage unit 3202, and may further include a read-only memory unit (ROM) 3203.

[0122] The storage unit 320 may also include a program / utility 3204 having a set (at least one) program module 3205, such program module 3205 including but not limited to: an operating system, one or more application programs, other program modules and program data, each or some combination of these examples may include an implementation of a network environment.

[0123] Bus 330 can represent one or more of several types of bus structures, including a memory cell bus or memory cell controller, a peripheral bus, a graphics acceleration port, a processing unit, or a local bus using any of the various bus structures.

[0124] Electronic device 300 can also communicate with one or more external devices 400 (e.g., keyboard, pointing device, Bluetooth device, etc.), and with one or more devices that enable viewers to interact with electronic device 300, and / or with any device that enables electronic device 300 to communicate with one or more other computing devices (e.g., router, modem, etc.). This communication can be performed via input / output (I / O) interface 350. Furthermore, electronic device 300 can also communicate with one or more networks (e.g., local area network (LAN), wide area network (WAN), and / or public networks, such as the Internet) via network adapter 360. Network adapter 360 can communicate with other modules of electronic device 300 via bus 330. It should be understood that, although... Figure 7 As not shown, other hardware and / or software modules may be used in conjunction with electronic device 300, including but not limited to: microcode, device drivers, redundant processing units, external disk drive arrays, RAID systems, tape drives, and data backup storage systems.

[0125] Through the above description of the embodiments, those skilled in the art will readily understand that the exemplary embodiments described in this invention can be implemented by software or by combining software with necessary hardware. Therefore, the technical solutions according to the embodiments of this invention can be embodied in the form of a software product, which can be stored in a computer-readable storage medium (such as a CD-ROM, USB flash drive, external hard drive, etc.) or on a network, including several instructions to cause a computing device (such as a personal computer, server, or network device, etc.) to execute the method described above according to this invention. When the computer program is executed by a data processing device, it enables the computer-readable medium to implement the method described above, i.e.: as... Figure 2 The method shown.

[0126] Figure 8 This is a schematic diagram of a computer-readable medium provided for embodiments of this specification.

[0127] accomplish Figure 2 The computer program of the method shown can be stored on one or more computer-readable media. A computer-readable medium can be a readable signal medium or a readable storage medium. A readable storage medium can be, for example, but not limited to, an electrical, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any combination thereof. More specific examples of readable storage media (a non-exhaustive list) include: an electrical connection having one or more wires, a portable disk, a hard disk, random access memory (RAM), read-only memory (ROM), erasable programmable read-only memory (EPROM or flash memory), optical fiber, portable compact disk read-only memory (CD-ROM), optical storage device, magnetic storage device, or any suitable combination thereof.

[0128] The computer-readable storage medium may include data signals propagated in baseband or as part of a carrier wave, carrying readable program code. Such propagated data signals may take various forms, including but not limited to electromagnetic signals, optical signals, or any suitable combination thereof. The readable storage medium may also be any readable medium other than a readable storage medium, capable of transmitting, propagating, or transmitting programs for use by or in connection with an instruction execution system, apparatus, or device. The program code contained on the readable storage medium may be transmitted using any suitable medium, including but not limited to wireless, wired, optical fiber, RF, etc., or any suitable combination thereof.

[0129] Program code for performing the operations of this invention can be written in any combination of one or more programming languages, including object-oriented programming languages ​​such as Java and C++, and conventional procedural programming languages ​​such as C or similar languages. The program code can execute entirely on the audience's computing device, partially on the audience's device, as a standalone software package, partially on the audience's computing device and partially on a remote computing device, or entirely on a remote computing device or server. In cases involving remote computing devices, the remote computing device can be connected to the audience's computing device via any type of network, including a local area network (LAN) or a wide area network (WAN), or it can be connected to an external computing device (e.g., via the Internet using an Internet service provider).

[0130] In summary, the present invention can be implemented in hardware, or as software modules running on one or more processors, or a combination thereof. Those skilled in the art will understand that in practice, general-purpose data processing devices such as microprocessors or digital signal processors (DSPs) can be used to implement some or all of the functions of some or all of the components according to the embodiments of the present invention. The present invention can also be implemented as a device or apparatus program (e.g., a computer program and computer program product) for performing part or all of the methods described herein. Such programs implementing the present invention can be stored on a computer-readable medium or can be in the form of one or more signals. Such signals can be downloaded from an Internet website, provided on a carrier signal, or provided in any other form.

[0131] The specific embodiments described above further illustrate the purpose, technical solution, and beneficial effects of the present invention. It should be understood that the present invention is not inherently related to any specific computer, virtual device, or electronic device, and various general-purpose devices can also implement the present invention. The above descriptions are merely specific embodiments of the present invention and are not intended to limit the present invention. Any modifications, equivalent substitutions, improvements, etc., made within the spirit and principles of the present invention should be included within the protection scope of the present invention.

[0132] The various embodiments in this specification are described in a progressive manner. The same or similar parts between the various embodiments can be referred to each other. Each embodiment focuses on describing the differences from other embodiments.

[0133] The above description is merely an embodiment of this application and is not intended to limit the scope of this application. Various modifications and variations can be made to this application by those skilled in the art. Any modifications, equivalent substitutions, improvements, etc., made within the spirit and principles of this application should be included within the scope of the claims of this application.

Claims

1. A method of PON port rate configuration, the method comprising: receiving a request for a PON port rate configuration; and configuring a PON port rate based on the request. The method comprises the following steps: acquiring a PON port rate; configuring different optical signal coding modes for the PON port based on the PON port rate; wherein the optical signal coding modes comprise PAM0 and PAM4, and PAM0 corresponds to a 1.244G rate and PAM4 corresponds to a 4.97664G rate; converting serial data of the PON port in different optical signal coding modes into parallel data based on a SerDes model; specifically, the SerDes model comprises a serializer and a deserializer; at a sending end, the parallel data is converted into the serial data through the serializer; at a receiving end, the serial data is converted into new parallel data through the deserializer; and the bit width of the parallel data is adjusted based on the PON port rate; identifying a corresponding identification delimiter based on the bit width of the parallel data through slip coding, so as to determine the position of a payload; wherein the slip coding dynamically adjusts identification logic according to the currently configured data bit width; splicing and analyzing the parallel data with different bit widths to form a unified data stream, so as to complete the configuration of the PON port rate; specifically, bus information is determined according to the new parallel data through a dynamic bandwidth allocation model, so as to satisfy the same delay of bandwidth allocation of the new parallel data; The method further comprises the following steps: when the uplink bandwidth demand is less than the downlink bandwidth demand, configuring the uplink PON port rate as 2.488g and the downlink PON port rate as 9.976g; when the uplink bandwidth demand is equal to the downlink bandwidth demand, configuring the uplink PON port rate and the downlink PON port rate as 2.488g; when the uplink bandwidth demand is greater than the downlink bandwidth demand, configuring the uplink PON port rate as 9.976g and the downlink PON port rate as 2.488g.

2. A PON port rate configuration apparatus, characterized by comprising: The method comprises the following steps: an acquiring module, configured to acquire a PON port rate; a configuring module, configured to configure different optical signal coding modes for the PON port based on the PON port rate; wherein the optical signal coding modes comprise PAM0 and PAM4, and PAM0 corresponds to a 1.244G rate and PAM4 corresponds to a 4.97664G rate; a converting module, configured to convert serial data of the PON port in different optical signal coding modes into parallel data based on a SerDes model; specifically, the SerDes model comprises a serializer and a deserializer; at a sending end, the parallel data is converted into the serial data through the serializer; at a receiving end, the serial data is converted into new parallel data through the deserializer; and the bit width of the parallel data is adjusted based on the PON port rate; an identifying module, configured to identify a corresponding identification delimiter based on the bit width of the parallel data through slip coding, so as to determine the position of a payload; wherein the slip coding dynamically adjusts identification logic according to the currently configured data bit width; The processing module is used for splicing and parsing the parallel data with different bit widths to form a unified data stream, so as to complete the configuration of the PON port rate, specifically: determining bus information according to the new parallel data through a dynamic bandwidth allocation model, so as to meet the same delay of the bandwidth allocation of the new parallel data; Further comprising: When the upstream bandwidth demand is less than the downstream bandwidth demand, configuring the upstream PON port rate as 2.488g and the downstream PON port rate as 9.976g; When the upstream bandwidth demand is equal to the downstream bandwidth demand, configuring the upstream PON port rate and the downstream PON port rate as 2.488g; When the upstream bandwidth demand is greater than the downstream bandwidth demand, configuring the upstream PON port rate as 9.976g and the downstream PON port rate as 2.488g.

3. An electronic device, wherein, The electronic device includes: a processor; and a memory storing computer-executable instructions that, when executed, cause the processor to perform the method of claim 1.

4. A computer readable storage medium, wherein, The computer-readable storage medium stores one or more programs that, when executed by a processor, implement the method of claim 1.

Citation Information

Patent Citations

  • Data return method, device and system

    CN117118932A

  • Data transmission method and device, storage medium and electronic device

    CN117375769A

  • Serial data receiver circuit apparatus and serial data receiving method

    US20110194651A1