Emission driver, gate driver and display device

Abstract

The invention discloses an emission driver, a gate driver and a display device. The transmission driver comprises a transmission stage, and the transmission stage comprises an input circuit, an inversion control circuit, a transmission output circuit, a carry output circuit and a booster circuit. The boost circuit includes: a first transistor including a gate electrode connected to a control node, a first electrode configured to receive a next transmit carry signal, and a second electrode connected to a boost node; and a first capacitor including a first electrode connected to the control node and a second electrode connected to the boost node.

Description

Technical Field

[0001] Embodiments of the inventive concept relate to an emission driver, a gate driver, and a display device. More particularly, the inventive concept relates to an emission driver, a gate driver, and a display device for reducing power consumption. Background Art

[0002] Generally, a display device may include a display panel and a display panel driver. The display panel may include gate lines, data lines, emission lines and pixels. The display panel driver may include a gate driver for providing a gate signal to the gate line, a data driver for providing a data voltage to the data line, an emission driver for providing an emission signal to the emission line, and a drive controller for controlling the gate driver, the data driver and the emission driver.

[0003] Each of the gate driver and the emission driver may receive a clock signal. When the load on the clock signal increases, the power consumption generated by the clock signal may increase. When the power consumption generated by the clock signal increases, the power consumption of each of the gate driver and the emission driver may increase. Summary of the invention

[0004] Embodiments of the inventive concept provide a transmit driver for reducing power consumption.

[0005] Embodiments of the inventive concept provide a gate driver for reducing power consumption.

[0006] Embodiments of the inventive concept provide a display device for reducing power consumption.

[0007] In an embodiment of an emission driver according to the concept of the present invention, the emission driver includes a plurality of emission stages. Each of the plurality of emission stages includes: an input circuit configured to provide an input signal to a control node based on a first clock signal; an inversion control circuit configured to control the voltage of the inversion control node based on the voltage of the control node and the first clock signal; an emission output circuit configured to output a high gate voltage as an emission signal based on the voltage of the control node, and output a first low gate voltage as an emission signal based on the voltage of the inversion control node; a carry output circuit configured to output a high gate voltage as an emission carry signal based on the voltage of the control node, and output a second low gate voltage lower than the first low gate voltage as an emission carry signal based on the voltage of the inversion control node; and a boost circuit configured to boost the voltage of the control node. The boost circuit includes: a first transistor including a gate electrode connected to the control node, a first electrode configured to receive a next emission carry signal, and a second electrode connected to the boost node; and a first capacitor including a first electrode connected to the control node and a second electrode connected to the boost node.

[0008] In an embodiment, the first clock signal may have alternating high level voltage and low level voltage, and a difference between the high level voltage and the low level voltage may be smaller than a difference between the high gate voltage and the second low gate voltage.

[0009] In an embodiment, the high level voltage may be less than the high gate voltage.

[0010] In an embodiment, all transistors included in each of the plurality of emitter stages may be N-type transistors.

[0011] In an embodiment, the input circuit may include a second transistor including a gate electrode configured to receive the first clock signal, a first electrode configured to receive the input signal, and a second electrode connected to the control node.

[0012] In an embodiment, the inversion control circuit may include a third transistor including a gate electrode connected to the control node, a first electrode configured to receive the second low gate voltage, and a second electrode connected to the inversion control node.

[0013] In an embodiment, the inversion control circuit may further include: a fourth transistor, including a gate electrode, a first electrode, and a second electrode, the gate electrode of the fourth transistor being configured to receive a first clock signal, and the first electrode of the fourth transistor being configured to receive a high gate voltage; a fifth transistor, including a gate electrode connected to a control node, a first electrode configured to receive the first clock signal, and a second electrode connected to the second electrode of the fourth transistor; a sixth transistor, including a gate electrode, a first electrode, and a second electrode, the gate electrode of the sixth transistor being configured to receive a high gate voltage, and the first electrode of the sixth transistor being connected to the second electrode of the fourth transistor; a seventh transistor, including a gate electrode, a first electrode, and a second electrode, the gate electrode of the seventh transistor being connected to the second electrode of the sixth transistor, and the first electrode of the seventh transistor being configured to receive the second clock signal; an eighth transistor, including a gate electrode connected to the second electrode of the seventh transistor, a first electrode configured to receive a high gate voltage, and a second electrode connected to the inversion control node; and a third capacitor, including a first electrode connected to the gate electrode of the seventh transistor and a second electrode connected to the gate electrode of the eighth transistor.

[0014] In an embodiment, the emission output circuit may include: a ninth transistor, including a gate electrode connected to a control node, a first electrode configured to receive a high gate voltage, and a second electrode connected to an emission output node at which an emission signal is output; a tenth transistor, including a gate electrode connected to an inversion control node, a first electrode configured to receive a first low gate voltage, and a second electrode connected to the emission output node; a fourth capacitor, including a first electrode connected to the control node and a second electrode connected to the emission output node; and a fifth capacitor, including a first electrode connected to the inversion control node and a second electrode configured to receive the first low gate voltage.

[0015] In an embodiment, the carry output circuit may include: an eleventh transistor, including a gate electrode connected to the control node, a first electrode configured to receive a high gate voltage, and a second electrode connected to a carry output node at which an emission carry signal is output; and a twelfth transistor, including a gate electrode connected to the inversion control node, a first electrode configured to receive a second low gate voltage, and a second electrode connected to the carry output node.

[0016] In an embodiment, each of the plurality of emitter stages may further include a control circuit configured to control a voltage of the control node based on inverting a voltage of the control node.

[0017] In an embodiment, the control circuit may include a second transistor including a gate electrode connected to the inversion control node, a first electrode configured to receive the second low gate voltage, and a second electrode connected to the control node.

[0018] In an embodiment, the control node may include a first control node and a second control node, and each of the plurality of emitter stages may further include a fourteenth transistor including a gate electrode configured to receive a high gate voltage, a first electrode connected to the first control node, and a second electrode connected to the second control node.

[0019] In an embodiment, each of the plurality of emitter stages may further include a fifteenth transistor including a gate electrode configured to receive the reset signal, a first electrode configured to receive the first low gate voltage, and a second electrode connected to the control node.

[0020] In an embodiment of a gate driver according to the concept of the present invention, the gate driver includes a plurality of gate stages. Each of the plurality of gate stages includes: an input circuit configured to provide an input signal to a control node based on a first clock signal; a first inversion control circuit configured to control a voltage of the first inversion control node based on a voltage of the control node; a second inversion control circuit configured to control a voltage of the second inversion control node based on a voltage of the control node; a gate output circuit configured to output a high gate voltage as a gate signal based on a voltage of the control node, and output a first low gate voltage as a gate signal based on a voltage of the first inversion control node or a voltage of the second inversion control node; a carry output circuit configured to output a high gate voltage as a gate carry signal based on a voltage of the control node, and output a second low gate voltage less than the first low gate voltage as a gate carry signal based on a voltage of the first inversion control node or a voltage of the second inversion control node; and a boost circuit configured to boost the voltage of the control node. The boost circuit includes: a first transistor including a gate electrode connected to a control node, a first electrode configured to receive a next gate carry signal and a second electrode connected to a boost node; and a first capacitor including a first electrode connected to the control node and a second electrode connected to the boost node.

[0021] In an embodiment, the first clock signal may have alternating high level voltage and low level voltage, and a difference between the high level voltage and the low level voltage may be smaller than a difference between the high gate voltage and the second low gate voltage.

[0022] In an embodiment, the high level voltage may be less than the high gate voltage.

[0023] In an embodiment, all transistors included in each of the plurality of gate stages may be N-type transistors.

[0024] In an embodiment, each of the plurality of gate stages may further include a control circuit configured to control a voltage of a control node based on a voltage of the first inversion control node and a voltage of the second inversion control node.

[0025] In an embodiment of a display device according to the concept of the present invention, the display device includes: a display panel including a plurality of pixels; an emission driver including a plurality of emission stages configured to provide emission signals to the pixels; and a drive controller configured to control the emission driver, wherein each of the plurality of emission stages includes: an input circuit configured to provide an input signal to a control node based on a first clock signal; an inversion control circuit configured to control the voltage of the inversion control node based on a voltage of the control node and the first clock signal; an emission output circuit configured to output a high gate voltage as an emission signal based on the voltage of the control node, and to output a first low gate voltage as an emission signal based on the voltage of the inversion control node; a carry output circuit configured to output a high gate voltage as an emission carry signal based on the voltage of the control node, and to output a second low gate voltage lower than the first low gate voltage as an emission carry signal based on the voltage of the inversion control node; and a boost circuit configured to boost the voltage of the control node. The boosting circuit includes: a first transistor including a gate electrode connected to a control node, a first electrode configured to receive a next transmission carry signal and a second electrode connected to a boosting node; and a first capacitor including a first electrode connected to the control node and a second electrode connected to the boosting node.

[0026] In an embodiment, the first clock signal may have alternating high level voltage and low level voltage, and a difference between the high level voltage and the low level voltage may be smaller than a difference between the high gate voltage and the second low gate voltage.

[0027] According to the emission driver, the boosting circuit of each of the emission stages of the emission driver may include a transistor receiving a next emission carry signal, so that the power consumption of the emission driver may be reduced.

[0028] According to the gate driver, the boosting circuit of each of the gate stages of the gate driver may include a transistor receiving a next gate carry signal, so that the power consumption of the gate driver may be reduced.

[0029] According to the display device, the display device may include an emission driver whose power consumption is reduced, so that the power consumption of the display device may be reduced. BRIEF DESCRIPTION OF THE DRAWINGS

[0030] The above and other features of the embodiments of the present inventive concept will become more apparent by describing in detail embodiments thereof with reference to the accompanying drawings, in which:

[0031] Figure 1 is a schematic block diagram illustrating a display device according to an embodiment of the inventive concept;

[0032] Figure 2 It is shown that the Figure 1 A schematic block diagram of an emission driver in a display device;

[0033] Figure 3 is a schematic diagram showing an equivalent circuit of a transmitting stage included in a transmitting driver;

[0034] Figure 4 It is shown Figure 3 A schematic timing diagram of the operation of the transmitter stage;

[0035] Figure 5 is a schematic diagram showing an equivalent circuit of a voltage boosting circuit of an emitter stage according to a comparative example;

[0036] Figure 6 It shows that according to Figure 5 A schematic timing diagram of the operation of the boost circuit of the comparative example;

[0037] Figure 7 It is shown Figure 3 A schematic diagram of an equivalent circuit of a voltage-boosting circuit of an emitter stage;

[0038] Figure 8 It is shown Figure 7 A schematic timing diagram of the operation of the boost circuit;

[0039] Fig. 9 It is shown that the Figure 1 A schematic block diagram of a gate driver in a display device;

[0040] Fig.10 is a schematic diagram showing an equivalent circuit of a gate stage included in a gate driver;

[0041] Fig.11 is a schematic block diagram illustrating an electronic device; and

[0042] Fig.12 It is a diagram of Fig.11 A schematic diagram of an embodiment in which the electronic device is implemented as a smart phone. DETAILED DESCRIPTION

[0043] Hereinafter, the present disclosure will be described in more detail with reference to the accompanying drawings. When an element or layer is referred to as being "on", "connected to" or "coupled to" another element or layer, it may be directly on, connected to or coupled to the other element or layer, or there may be intervening elements or layers. However, when an element or layer is referred to as being "directly on", "directly connected to" or "directly coupled to" another element or layer, there are no intervening elements or layers. For this purpose, the term "connected" may refer to a physical, electrical and / or fluid connection with or without intervening elements.

[0044] The term "and / or" includes all combinations that can be defined by one or more associated configurations. For example, "A and / or B" can be understood to mean "A, B, or A and B".

[0045] For the purpose of the present disclosure, the phrase "at least one of A and B" may be interpreted as only A, only B, or any combination of A and B. In addition, "at least one of X, Y, and Z" and "at least one selected from the group consisting of X, Y, and Z" may be interpreted as only X, only Y, only Z, or any combination of two or more of X, Y, and Z.

[0046] Unless otherwise defined or implied herein, all terms (including technical and scientific terms) used herein have the same meaning as those commonly understood by those skilled in the art to which the present disclosure belongs. It will be further understood that terms (e.g., terms defined in commonly used dictionaries) should be interpreted as having a meaning consistent with their meaning in the context of the relevant art and the present disclosure, and, unless explicitly defined as such herein, should not be interpreted in an ideal or overly formal sense.

[0047] Figure 1 is a block diagram illustrating a display device 10 according to an embodiment of the present disclosure.

[0048] refer to Figure 1 The display device 10 may include a display panel 110 and a display panel driver. The display panel driver may include a driving controller 120, a gate driver 130, a gamma reference voltage generator 140, a data driver 150 and / or an emission driver 160.

[0049] The display panel 110 may include a display area for displaying an image and a peripheral area disposed adjacent to the display area.

[0050] The display panel 110 may include gate lines GL, data lines DL, emission lines EML, and pixels P electrically connected to the gate lines GL, data lines DL, and emission lines EML, respectively. The gate lines GL may extend in a first direction, the data lines DL may extend in a second direction crossing the first direction, and the emission lines EML may extend in the first direction.

[0051] The driving controller 120 may receive input image data IMG and an input control signal CONT from an external device (not shown). For example, the input image data IMG may include red image data, green image data, and blue image data. The input image data IMG may include white image data. The input image data IMG may include magenta image data, yellow image data, and cyan image data. The input control signal CONT may include a main clock signal and a data enable signal. The input control signal CONT may further include a vertical synchronization signal and a horizontal synchronization signal.

[0052] The driving controller 120 may generate a first control signal CONT1 , a second control signal CONT2 , a third control signal CONT3 , a fourth control signal CONT4 , and a data signal DATA based on input image data IMG and an input control signal CONT.

[0053] The driving controller 120 may generate a first control signal CONT1 for controlling the operation of the gate driver 130 based on the input control signal CONT, and may output the first control signal CONT1 to the gate driver 130. The first control signal CONT1 may include a vertical start signal and a gate clock signal.

[0054] The driving controller 120 may generate a second control signal CONT2 for controlling the operation of the data driver 150 based on the input control signal CONT, and may output the second control signal CONT2 to the data driver 150. The second control signal CONT2 may include a horizontal start signal and a load signal.

[0055] The driving controller 120 may generate a data signal DATA based on the input image data IMG. The driving controller 120 may output the data signal DATA to the data driver 150.

[0056] The driving controller 120 may generate a third control signal CONT3 for controlling the operation of the gamma reference voltage generator 140 based on the input control signal CONT, and may output the third control signal CONT3 to the gamma reference voltage generator 140 .

[0057] The driving controller 120 may generate a fourth control signal CONT4 for controlling the operation of the emission driver 160 based on the input control signal CONT, and may output the fourth control signal CONT4 to the emission driver 160 .

[0058] The gate driver 130 may generate a gate signal for driving the gate line GL in response to the first control signal CONT1 received from the driving controller 120. The gate driver 130 may output the gate signal to the gate line GL.

[0059] The gamma reference voltage generator 140 may generate a gamma reference voltage VGREF in response to the third control signal CONT3 received from the driving controller 120. The gamma reference voltage generator 140 may provide the gamma reference voltage VGREF to the data driver 150. The gamma reference voltage VGREF may have a value corresponding to each data signal DATA.

[0060] In an embodiment, the gamma reference voltage generator 140 may be provided in the driving controller 120 , or may be provided in the data driver 150 .

[0061] The data driver 150 may receive the second control signal CONT2 and the data signal DATA from the driving controller 120, and may receive the gamma reference voltage VGREF from the gamma reference voltage generator 140. The data driver 150 may convert the data signal DATA into a data voltage of an analog type by using the gamma reference voltage VGREF. The data driver 150 may output the data voltage to the data line DL.

[0062] The emission driver 160 may generate an emission signal for driving the emission lines EML in response to the fourth control signal CONT4 received from the driving controller 120. The emission driver 160 may output the emission signal to the emission lines EML.

[0063] exist Figure 1 In the figure, for the convenience of explanation, it is illustrated that the gate driver 130 can be disposed on the first side of the display panel 110 and the emission driver 160 can be disposed on the second side of the display panel 110. However, the present disclosure is not limited thereto. For example, the gate driver 130 and the emission driver 160 can be disposed on the first side of the display panel 110. For example, the gate driver 130 and the emission driver 160 can be disposed on both sides of the display panel 110. For example, the gate driver 130 and the emission driver 160 can be integral with each other.

[0064] Figure 2 The diagram is included in Figure 1 1 is a schematic block diagram of an emission driver 160 in a display device 10 .

[0065] refer to Figure 1 and Figure 2 In an embodiment, the emission driver 160 may include emission stages EM_STAGE1, EM_STAGE2, EM_STAGE3, EM_STAGE4, ​​... that receive an emission start signal EM_FLM, a first clock signal EM_CLK1, and a second clock signal EM_CLK2 and output emission signals EM[1], EM[2], EM[3], EM[4], ... and emission carry signals EM_CR[1], EM_CR[2], EM_CR[3], EM_CR[4], .... The first emission stage EM_STAGE1 may receive the emission start signal EM_FLM as an input signal. The subsequent emission stages EM_STAGE2, EM_STAGE3, EM_STAGE4, ​​... may receive the emission carry signals EM_CR[1], EM_CR[2], EM_CR[3], EM_CR[4], ... of the previous emitter as input signals.

[0066] The transmitting stages EM_STAGE1, EM_STAGE2, EM_STAGE3, EM_STAGE4, ​​... may include odd-numbered transmitting stages EM_STAGE1, EM_STAGE3, ... and even-numbered transmitting stages EM_STAGE2, EM_STAGE4, ​​... The odd-numbered transmitting stages EM_STAGE1, EM_STAGE3, ... may receive input signals based on a first clock signal EM_CLK1, and may output transmitting signals EM[1], EM[3], ... and transmitting carry signals EM_CR[1], EM_CR[3], ... based on a second clock signal EM_CLK2. The even-numbered transmitting stages EM_STAGE2, EM_STAGE4, ​​... may receive input signals based on a second clock signal EM_CLK2, and may output transmitting signals EM[2], EM[4], ... and transmitting carry signals EM_CR[2], EM_CR[4], ... based on a first clock signal EM_CLK1.

[0067] For example, Figure 2 As shown in the figure, the emission stages EM_STAGE1, EM_STAGE2, EM_STAGE3, EM_STAGE4, ​​... can sequentially output emission carry signals EM_CR[1], EM_CR[2], EM_CR[3], EM_CR[4], ... and emission signals EM[1], EM[2], EM[3], EM[4], ... in a frame period. The first emission stage EM_STAGE1 can output the first emission carry signal EM_CR[1] and the first emission signal EM[1] based on the emission start signal EM_FLM. The second emission stage EM_STAGE2 can output the second emission carry signal EM_CR[2] and the second emission signal EM[2] based on the first emission carry signal EM_CR[1]. The third emission stage EM_STAGE3 can output the third emission carry signal EM_CR[3] and the third emission signal EM[3] based on the second emission carry signal EM_CR[2]. The fourth emission stage EM_STAGE4 may output a fourth emission carry signal EM_CR[4] and a fourth emission signal EM[4] based on the third emission carry signal EM_CR[3].

[0068] Figure 3 is a schematic diagram illustrating an equivalent circuit of the emission stage 200 included in the emission driver 160 .

[0069] refer to Figures 1 to 3, the emission driver 160 may include an emission stage 200. The emission stage 200 may include an input circuit 210, an inversion control circuit 220, a control circuit 230, an emission output circuit 240, a carry output circuit 250 and / or a boost circuit 260.

[0070] The input circuit 210 may provide an input signal EM_FLM / EM_PCR to the control nodes NQ1 and NQ2. The input signal EM_FLM / EM_PCR may be an emission start signal EM_FLM or a previous emission carry signal EM_PCR. The emission start signal EM_FLM may be a signal for starting the operation of the first emission stage of the emission stage 200. The previous emission carry signal EM_PCR may be an emission carry signal output from any one of the previous emission stages. In an embodiment, the input circuit 210 may include first transistors T1_1 and T1_2.

[0071] The first transistors T1_1 and T1_2 may include a gate electrode configured to receive a first clock signal EM_CLK1, a first electrode configured to receive an input signal EM_FLM / EM_PCR, and a second electrode connected to the control nodes NQ1 and NQ2 (or the first control node NQ1). The first transistors T1_1 and T1_2 may provide the input signal EM_FLM / EM_PCR to the control nodes NQ1 and NQ2 based on the first clock signal EM_CLK1. In an embodiment, the first transistors T1_1 and T1_2 may include a first-1 transistor T1_1 and a first-2 transistor T1_2 connected in series and having gate electrodes connected to each other.

[0072] The inversion control circuit 220 may control the voltage of the inversion control node NQB based on the voltages of the control nodes NQ1 and NQ2. In an embodiment, the inversion control circuit 220 may include a fourth transistor T4.

[0073] The fourth transistor T4 may include a gate electrode connected to the control nodes NQ1 and NQ2 (or the first control node NQ1), a first electrode configured to receive the second low gate voltage VGL2_EM, and a second electrode connected to the inversion control node NQB. The fourth transistor T4 may provide the second low gate voltage VGL2_EM to the inversion control node NQB based on the voltage of the control nodes NQ1 and NQ2. In an embodiment, the fourth transistor T4 may further include a back gate electrode configured to receive the second low gate voltage VGL2_EM.

[0074] In an embodiment, the inversion control circuit 220 may further include a seventh transistor T7, an eighth transistor T8_1 and T8_2, a ninth transistor T9, a tenth transistor T10, an eleventh transistor T11, and a third capacitor C3. The seventh transistor T7, the eighth transistor T8_1 and T8_2, the ninth transistor T9, the tenth transistor T10, the eleventh transistor T11, and the third capacitor C3 may provide a high gate voltage VGH_EM to the inversion control node NQB based on the voltages of the control nodes NQ1 and NQ2.

[0075] The seventh transistor T7 may include a gate electrode, a first electrode, and a second electrode, the gate electrode of the seventh transistor T7 being configured to receive the first clock signal EM_CLK1, and the first electrode of the seventh transistor T7 being configured to receive the high gate voltage VGH_EM. The seventh transistor T7 may provide the high gate voltage VGH_EM based on the first clock signal EM_CLK1. In an embodiment, the seventh transistor T7 may further include a back gate electrode configured to receive the first clock signal EM_CLK1.

[0076] The eighth transistors T8_1 and T8_2 may include a gate electrode connected to the control nodes NQ1 and NQ2 (or the first control node NQ1), a first electrode configured to receive the first clock signal EM_CLK1, and a second electrode connected to the second electrode of the seventh transistor T7. The eighth transistors T8_1 and T8_2 may provide the first clock signal EM_CLK1 based on the voltage of the control nodes NQ1 and NQ2. In an embodiment, the eighth transistors T8_1 and T8_2 may include an eighth-1 transistor T8_1 and an eighth-2 transistor T8_2 connected in series and having gate electrodes connected to each other.

[0077] The ninth transistor T9 may include a gate electrode, a first electrode, and a second electrode, the gate electrode of the ninth transistor T9 being configured to receive the high gate voltage VGH_EM, and the first electrode of the ninth transistor T9 being connected to the second electrode of the seventh transistor T7. The ninth transistor T9 may prevent or reduce the boosted voltage of the first electrode of the third capacitor C3 from being provided to the seventh transistor T7 and the eighth transistors T8_1 and T8_2. Therefore, the stress of the seventh transistor T7 and the eighth transistors T8_1 and T8_2 may be relieved.

[0078] The tenth transistor T10 may include a gate electrode, a first electrode, and a second electrode, the gate electrode of the tenth transistor T10 being connected to the second electrode of the ninth transistor T9, and the first electrode of the tenth transistor T10 being configured to receive the second clock signal EM_CLK2. The tenth transistor T10 may provide the second clock signal EM_CLK2 based on the voltage of the first electrode of the third capacitor C3.

[0079] The 11th transistor T11 may include a gate electrode connected to the second electrode of the tenth transistor T10, a first electrode configured to receive the high gate voltage VGH_EM, and a second electrode connected to the inversion control node NQB. The 11th transistor T11 may provide the high gate voltage VGH_EM to the inversion control node NQB based on the voltage of the second electrode of the third capacitor C3. In an embodiment, the 11th transistor T11 may further include a back gate electrode connected to the second electrode of the tenth transistor T10.

[0080] The third capacitor C3 may boost the voltage of the gate electrode of the tenth transistor T10 and the voltage of the gate electrode of the 11th transistor T11. As the voltage of the gate electrode of the tenth transistor T10 is boosted by the third capacitor C3, the tenth transistor T10 may smoothly provide the second clock signal EM_CLK2 having a high level voltage. As the voltage of the gate electrode of the 11th transistor T11 is boosted by the third capacitor C3, the 11th transistor T11 may smoothly provide the high gate voltage VGH_EM to the inversion control node NQB.

[0081] The control circuit 230 may control the voltages of the control nodes NQ1 and NQ2 based on the voltage of the inversion control node NQB. In an embodiment, the control circuit 230 may include second transistors T2_1 and T2_2.

[0082] The second transistors T2_1 and T2_2 may include a gate electrode connected to the inversion control node NQB, a first electrode configured to receive a second low gate voltage VGL2_EM, and a second electrode connected to the control nodes NQ1 and NQ2 (or the first control node NQ1). The second transistors T2_1 and T2_2 may provide the second low gate voltage VGL2_EM to the control nodes NQ1 and NQ2 based on the voltage of the inversion control node NQB. In an embodiment, the second transistors T2_1 and T2_2 may include a second-1 transistor T2_1 and a second-2 transistor T2_2 connected in series and having gate electrodes connected to each other. In an embodiment, the second transistors T2_1 and T2_2 may further include a back gate electrode connected to the inversion control node NQB.

[0083] The emission output circuit 240 may output a high gate voltage VGH_EM as an emission signal EM based on the voltages of the control nodes NQ1 and NQ2, and may output a first low gate voltage VGL_EM as an emission signal EM based on the voltage of the inversion control node NQB. In an embodiment, the emission output circuit 240 may include a 12th transistor T12, a 14th transistor T14, a fourth capacitor C4, and a fifth capacitor C5.

[0084] The 12th transistor T12 may include a gate electrode connected to the control nodes NQ1 and NQ2 (or the second control node NQ2), a first electrode configured to receive a high gate voltage VGH_EM, and a second electrode connected to an emission output node NEM at which an emission signal EM is output. The 12th transistor T12 may provide the high gate voltage VGH_EM to the emission output node NEM based on the voltage of the control nodes NQ1 and NQ2. In an embodiment, the 12th transistor T12 may further include a back gate electrode connected to the control nodes NQ1 and NQ2 (or the second control node NQ2).

[0085] The 14th transistor T14 may include a gate electrode connected to the inversion control node NQB, a first electrode configured to receive the first low gate voltage VGL_EM, and a second electrode connected to the emission output node NEM. The 14th transistor T14 may provide the first low gate voltage VGL_EM to the emission output node NEM based on the voltage of the inversion control node NQB. In an embodiment, the 14th transistor T14 may further include a back gate electrode connected to the inversion control node NQB.

[0086] The fourth capacitor C4 may include a first electrode connected to the control nodes NQ1 and NQ2 (or the second control node NQ2) and a second electrode connected to the transmission output node NEM. The fourth capacitor C4 may reduce distortion of a waveform of the transmission signal EM.

[0087] The fifth capacitor C5 may include a first electrode connected to the inversion control node NQB and a second electrode configured to receive the first low gate voltage VGL_EM. The fifth capacitor C5 may stabilize the voltage of the inversion control node NQB.

[0088] The carry output circuit 250 may output a high gate voltage VGH_EM as an emission carry signal EM_CR based on the voltages of the control nodes NQ1 and NQ2, and may output a second low gate voltage VGL2_EM as an emission carry signal EM_CR based on the voltage of the inversion control node NQB. In an embodiment, the carry output circuit 250 may include a sixth transistor T6 and a 13th transistor T13.

[0089] The sixth transistor T6 may include a gate electrode connected to the control nodes NQ1 and NQ2 (or the second control node NQ2), a first electrode configured to receive a high gate voltage VGH_EM, and a second electrode connected to a carry output node NCR at which an emission carry signal EM_CR is output. The sixth transistor T6 may provide the high gate voltage VGH_EM to the carry output node NCR based on the voltages of the control nodes NQ1 and NQ2. In an embodiment, the sixth transistor T6 may further include a back gate electrode connected to the control nodes NQ1 and NQ2 (or the second control node NQ2).

[0090] The 13th transistor T13 may include a gate electrode connected to the inversion control node NQB, a first electrode configured to receive the second low gate voltage VGL2_EM, and a second electrode connected to the carry output node NCR. The 13th transistor T13 may provide the second low gate voltage VGL2_EM to the carry output node NCR based on the voltage of the inversion control node NQB. In an embodiment, the 13th transistor T13 may further include a back gate electrode connected to the inversion control node NQB.

[0091] The boosting circuit 260 may boost the voltages of the control nodes NQ1 and NQ2. The boosting circuit 260 may include a fifth transistor T5 and a first capacitor C1.

[0092] The fifth transistor T5 may include a gate electrode connected to the control nodes NQ1 and NQ2 (or the second control node NQ2), a first electrode configured to receive the next emission carry signal EM_NCR, and a second electrode connected to the boost node NB. The next emission carry signal EM_NCR may be an emission carry signal output from any one of the next emission stages.

[0093] The first capacitor C1 may include a first electrode connected to the control nodes NQ1 and NQ2 (or the second control node NQ2) and a second electrode connected to the boost node NB. The first capacitor C1 may boost the voltages of the control nodes NQ1 and NQ2. As the voltages of the control nodes NQ1 and NQ2 (e.g., the voltage of the gate electrode of the 12th transistor T12) are boosted by the first capacitor C1, the 12th transistor T12 may smoothly provide the high gate voltage VGH_EM to the emission output node NEM. As the voltages of the control nodes NQ1 and NQ2 (e.g., the voltage of the gate electrode of the sixth transistor T6) are boosted by the first capacitor C1, the sixth transistor T6 may smoothly provide the high gate voltage VGH_EM to the carry output node NCR.

[0094] In an embodiment, the emitter stage 200 may further include 16th transistors T16_1 and T16_2. The 16th transistors T16_1 and T16_2 may include a gate electrode configured to receive a reset signal ESR, a first electrode configured to receive a first low gate voltage VGL_EM, and a second electrode connected to the control nodes NQ1 and NQ2 (or the first control node NQ1). The 16th transistors T16_1 and T16_2 may provide the first low gate voltage VGL_EM to the control nodes NQ1 and NQ2 based on the reset signal ESR. In an embodiment, the 16th transistors T16_1 and T16_2 may include a sixteenth-1 transistor T16_1 and a sixteenth-2 transistor T16_2 connected in series and having gate electrodes connected to each other.

[0095] In an embodiment, when the display device 10 including the emission driver 160 is powered on, the reset signal ESR may be substantially simultaneously applied to the emission stage 200. The 16th transistors T16_1 and T16_2 may substantially simultaneously reset the control nodes NQ1 and NQ2 with the first low gate voltage VGL_EM based on the reset signal ESR.

[0096] In an embodiment, the emitter stage 200 may further include 15th transistors T15_1 and T15_2. The 15th transistors T15_1 and T15_2 may include gate electrodes connected to the control nodes NQ1 and NQ2 (or the first control node NQ1), first electrodes configured to receive the high gate voltage VGH_EM, and second electrodes connected to the middle nodes of the first transistors T1_1 and T1_2, the middle nodes of the second transistors T2_1 and T2_2, and the middle nodes of the 16th transistors T16_1 and T16_2. The 15th transistors T15_1 and T15_2 may provide the high gate voltage VGH_EM to the middle nodes of the first transistors T1_1 and T1_2, the middle nodes of the second transistors T2_1 and T2_2, and the middle nodes of the 16th transistors T16_1 and T16_2 based on the voltages of the control nodes NQ1 and NQ2. Although the voltages of the control nodes NQ1 and NQ2 are boosted as described above, the 15th transistors T15_1 and T15_2 may apply the high gate voltage VGH_EM to the middle nodes of the first transistors T1_1 and T1_2, the middle nodes of the second transistors T2_1 and T2_2, and the middle nodes of the 16th transistors T16_1 and T16_2, and thus may prevent the first transistors T1_1 and T1_2, the second transistors T2_1 and T2_2, and the 16th transistors T16_1 and T16_2 from being degraded. In an embodiment, the 15th transistors T15_1 and T15_2 may include a 15th-1 transistor T15_1 and a 15th-2 transistor T15_2 connected in series and having gate electrodes connected to each other.

[0097] In an embodiment, the control nodes NQ1 and NQ2 may include a first control node NQ1 and a second control node NQ2 , and the emitter stage 200 may further include a third transistor T3 .

[0098] The third transistor T3 may include a gate electrode configured to receive the high gate voltage VGH_EM, a first electrode connected to the first control node NQ1, and a second electrode connected to the second control node NQ2. The third transistor T3 may prevent or reduce the boosted voltage of the second control node NQ2 from being provided to the first control node NQ1. Accordingly, stresses of the first transistors T1_1 and T1_2, the second transistors T2_1 and T2_2, the fourth transistor T4, the 15th transistors T15_1 and T15_2, and the 16th transistors T16_1 and T16_2 connected to the first control node NQ1 may be relieved.

[0099] In an embodiment, all transistors T1_1, T1_2, T2_1, T2_2, T3, T4, T5, T6, T7, T8_1, T8_2, T9, T10, T11, T12, T13, T14, T15_1, T15_2, T16_1 and T16_2 included in the emission stage 200 may be N-type transistors (e.g., NMOS transistors) or oxide transistors.

[0100] Figure 4 It is a graphic Figure 3 1 is a schematic timing diagram of the operation of the transmitting stage 200.

[0101] refer to Figures 1 to 4 , the emitter stage 200 may receive an input signal EM_FLM / EM_PCR, a high gate voltage VGH_EM, a first low gate voltage VGL_EM, a second low gate voltage VGL2_EM, a first clock signal EM_CLK1, and a second clock signal EM_CLK2. The high gate voltage VGH_EM may be greater than the first low gate voltage VGL_EM, and the second low gate voltage VGL2_EM may be less than the first low gate voltage VGL_EM. In an embodiment, the high gate voltage VGH_EM may be about 16V, the first low gate voltage VGL_EM may be about -3V, and the second low gate voltage VGL2_EM may be about -6V.

[0102] The first clock signal EM_CLK1 and the second clock signal EM_CLK2 may have different phases (e.g., opposite phases). Each of the first clock signal EM_CLK1 and the second clock signal EM_CLK2 may have alternating high-level voltages H and low-level voltages L. In an embodiment, the high-level voltage H may be equal to the high gate voltage VGH_EM, and the low-level voltage L may be equal to the second low gate voltage VGL2_EM.

[0103] At the first time point TP1, the input signal EM_FLM / EM_PCR may be changed to a low level voltage L, the first clock signal EM_CLK1 may be changed to a high level voltage H, and the second clock signal EM_CLK2 may be changed to a low level voltage L. The first transistors T1_1 and T1_2 and the seventh transistor T7 may be turned on based on the first clock signal EM_CLK1. The first transistors T1_1 and T1_2 may provide the input signal EM_FLM / EM_PCR having a low level voltage L to the first control node NQ1, and the first control node NQ1 may have a low level voltage L. The third transistor T3 and the ninth transistor T9 may be turned on based on the high gate voltage VGH_EM. The third transistor T3 may provide the low level voltage L to the second control node NQ2. The seventh transistor T7 may provide the high gate voltage VGH_EM to the first electrode of the ninth transistor T9, and the first electrode of the ninth transistor T9 may have a high level voltage H. The ninth transistor T9 may provide the high level voltage H to the gate electrode of the tenth transistor T10. The tenth transistor T10 may be turned on based on the high level voltage H. The tenth transistor T10 may provide the second clock signal EM_CLK2 having the low level voltage L to the gate electrode of the 11th transistor T11 , and the gate electrode of the 11th transistor T11 may have the low level voltage L.

[0104] At the second time point TP2, the input signal EM_FLM / EM_PCR may have a low level voltage L, the first clock signal EM_CLK1 may be changed to a low level voltage L, and the second clock signal EM_CLK2 may be changed to a high level voltage H. The tenth transistor T10 may provide the second clock signal EM_CLK2 having a high level voltage H to the gate electrode of the 11th transistor T11, and the gate electrode of the 11th transistor T11 may have a high level voltage H. The 11th transistor T11 may be turned on based on the high level voltage H. The 11th transistor T11 may provide a high gate voltage VGH_EM to the inversion control node NQB, and the inversion control node NQB may have a high level voltage H. The 13th transistor T13 and the 14th transistor T14 may be turned on based on the high level voltage H. The 13th transistor T13 may provide a second low gate voltage VGL2_EM to the carry output node NCR, and the 14th transistor T14 may provide a first low gate voltage VGL_EM to the emission output node NEM.

[0105] At the third time point TP3, the input signal EM_FLM / EM_PCR may have a high level voltage H, the first clock signal EM_CLK1 may be changed to a high level voltage H, and the second clock signal EM_CLK2 may be changed to a low level voltage L. The first transistors T1_1 and T1_2 may be turned on based on the first clock signal EM_CLK1. The first transistors T1_1 and T1_2 may provide the input signal EM_FLM / EM_PCR having a high level voltage H to the first control node NQ1, and the first control node NQ1 may have a high level voltage H. The fourth transistor T4 may be turned on based on the high level voltage H. The fourth transistor T4 may provide the second low gate voltage VGL2_EM to the inversion control node NQB, and the inversion control node NQB may have a low level voltage L. The third transistor T3 may be turned on based on the high gate voltage VGH_EM. The third transistor T3 may provide the high level voltage H to the second control node NQ2, and the fifth transistor T5 may be turned on based on the high level voltage H. The fifth transistor T5 may provide the next emission carry signal EM_NCR to the boosting node NB (eg, the second electrode of the first capacitor C1 ).

[0106] At the fourth time point TP4, the next emission carry signal EM_NCR may be changed from the low level voltage L to the high level voltage H, the voltage of the boosting node NB may be boosted by the difference between the high level voltage H and the low level voltage L, the boosting node NB may have the high level voltage H, and the second control node NQ2 may have the boosted high level voltage BH. The sixth transistor T6 and the 12th transistor T12 may be turned on based on the high level voltage H. The sixth transistor T6 may provide the high gate voltage VGH_EM to the carry output node NCR, and the 12th transistor T12 may provide the high gate voltage VGH_EM to the emission output node NEM.

[0107] In an embodiment, the difference between the high level voltage H and the low level voltage L of each of the first clock signal EM_CLK1 and the second clock signal EM_CLK2 may be smaller than the difference between the high gate voltage VGH_EM and the second low gate voltage VGL2_EM. Accordingly, the power consumption of the emitter stage 200 may be reduced.

[0108] In an embodiment, the high level voltage H of each of the first clock signal EM_CLK1 and the second clock signal EM_CLK2 may be less than the high gate voltage VGH_EM. For example, the high level voltage H of each of the first clock signal EM_CLK1 and the second clock signal EM_CLK2 may be about 13V.

[0109] Figure 5 is a schematic diagram illustrating an equivalent circuit of a voltage boosting circuit of an emitter stage according to a comparative example. Figure 6 The diagram is based on Figure 5 A schematic timing diagram of the operation of the booster circuit of the comparative example.

[0110] refer to Figures 1 to 6 , the voltage boosting circuit of the emitter stage according to the comparative example may include a fifth transistor T5 and a first capacitor C1, and a first electrode of the fifth transistor T5 may receive the second clock signal EM_CLK2.

[0111] At the fourth time point TP4, the second clock signal EM_CLK2 may be changed from the low level voltage L to the high level voltage H, the voltage of the first electrode of the first capacitor C1 may be boosted by the difference between the high level voltage H and the low level voltage L, the boosting node NB may have the high level voltage H, and the second control node NQ2 may have the boosted high level voltage BH. During the boosting period BP, the second clock signal EM_CLK2 may have alternating high level voltages H and low level voltages L. Therefore, during the boosting period BP, the voltage of the boosting node NB may be alternately boosted by the difference between the high level voltage H and the low level voltage L, and the voltage of the second control node NQ2 may be alternately boosted by the difference between the boosted high level voltage BH and the high level voltage H. As the voltage change is greater, the power consumption may be greater. Therefore, according to Figure 5 The power consumption of the transmitting stage of the comparative example may be large.

[0112] Figure 7 It is a graphic Figure 3 Schematic diagram of an equivalent circuit of the boost circuit 260 of the transmitter stage 200. Figure 8 It is a graphic Figure 7 1 is a schematic timing diagram of the operation of the boost circuit 260 .

[0113] refer to Figures 1 to 8 , Figure 3 The boosting circuit 260 of the emitter stage 200 may include a fifth transistor T5 and a first capacitor C1, and a first electrode of the fifth transistor T5 may receive the next emission carry signal EM_NCR.

[0114] At the fourth time point TP4, the next emission carry signal EM_NCR may be changed from the low level voltage L to the high level voltage H, the voltage of the boost node NB may be boosted by the difference between the high level voltage H and the low level voltage L, the boost node NB may have the high level voltage H, and the second control node NQ2 may have the boosted high level voltage BH. During the boost period BP, the next emission carry signal EM_NCR may be constant. Therefore, during the boost period BP, the voltage of the boost node NB may be constant, and the voltage of the second control node NQ2 may be constant. As the voltage change is smaller, the power consumption may be smaller. Accordingly, Figure 3 The power consumption of the transmitting stage 200 can be small.

[0115] Fig. 9 The diagram is included in Figure 1 Schematic block diagram of a gate driver 130 in a display device 10.

[0116] refer to Figure 1 and Fig. 9 , the gate driver 130 may include gate stages G_STAGE1, G_STAGE2, G_STAGE3, G_STAGE4, ​​... that receive a gate start signal G_FLM, a first clock signal G_CLK1, and a second clock signal G_CLK2 and output gate signals GS[1], GS[2], GS[3], GS[4] ... and gate carry signals G_CR[1], G_CR[2], G_CR[3], G_CR[4], .... The first gate stage G_STAGE1 may receive the gate start signal G_FLM as an input signal. The subsequent gate stages G_STAGE2, G_STAGE3, G_STAGE4, ​​... may receive the gate carry signals G_CR[1], G_CR[2], G_CR[3], G_CR[4], ... of the previous gate stages as input signals.

[0117] The gate stages G_STAGE1, G_STAGE2, G_STAGE3, G_STAGE4, ​​... may include odd-numbered gate stages G_STAGE1, G_STAGE3, ... and even-numbered gate stages G_STAGE2, G_STAGE4, ​​... The odd-numbered gate stages G_STAGE1, G_STAGE3, ... may receive input signals based on the first clock signal G_CLK1, and may output gate signals GS[1], GS[3], ... and gate-carry signals G_CR[1], G_CR[3], ... based on the second clock signal G_CLK2. The even-numbered gate stages G_STAGE2, G_STAGE4, ​​... may receive input signals based on the second clock signal G_CLK2, and may output gate signals GS[2], GS[4], ... and gate-carry signals G_CR[2], G_CR[4], ... based on the first clock signal G_CLK1.

[0118] For example, Fig. 9As shown in, the gate stages G_STAGE1, G_STAGE2, G_STAGE3, G_STAGE4, ​​... can sequentially output gate carry signals G_CR[1], G_CR[2], G_CR[3], G_CR[4], ... and gate signals GS[1], GS[2], GS[3], GS[4], ... in a frame period. The first gate stage G_STAGE1 can output the first gate carry signal G_CR[1] and the first gate signal GS[1] based on the gate start signal G_FLM. The second gate stage G_STAGE2 can output the second gate carry signal G_CR[2] and the second gate signal GS[2] based on the first gate carry signal G_CR[1]. The third gate stage G_STAGE3 can output the third gate carry signal G_CR[3] and the third gate signal GS[3] based on the second gate carry signal G_CR[2]. The fourth gate stage G_STAGE4 may output a fourth gate carry signal G_CR[4] and a fourth gate signal GS[4] based on the third gate carry signal G_CR[3].

[0119] Fig.10 is a schematic diagram illustrating an equivalent circuit of the gate stage 300 included in the gate driver 130 .

[0120] refer to Figure 1 , Fig. 9 and Fig.10 , the gate driver 130 may include a gate stage 300. The gate stage 300 may include an input circuit 310, a first inversion control circuit 320-1, a second inversion control circuit 320-2, a control circuit 330, a gate output circuit 340, a carry output circuit 350, a boost circuit 360, a first selection circuit 370-1 and / or a second selection circuit 370-2.

[0121] The input circuit 310 may provide an input signal G_FLM / G_PCR to the control nodes NQ1 and NQ2. The input signal G_FLM / G_PCR may be a gate start signal G_FLM or a previous gate carry signal G_PCR. The gate start signal G_FLM may be a signal for starting the operation of the first gate stage G_STAGE1 of the gate stage 300. The previous gate carry signal G_PCR may be a gate carry signal output from any one of the previous gate stages. In an embodiment, the input circuit 310 may include first transistors T1_1 and T1_2.

[0122] The first transistors T1_1 and T1_2 may include a gate electrode configured to receive a first clock signal G_CLK1, a first electrode configured to receive an input signal G_FLM / G_PCR, and a second electrode connected to the control nodes NQ1 and NQ2 (or the first control node NQ1). The first transistors T1_1 and T1_2 may provide the input signal G_FLM / G_PCR to the control nodes NQ1 and NQ2 based on the first clock signal G_CLK1. In an embodiment, the first transistors T1_1 and T1_2 may include a first-1 transistor T1_1 and a first-2 transistor T1_2 connected in series and having gate electrodes connected to each other.

[0123] The first inversion control circuit 320-1 may control the voltage of the first inversion control node NQB1 based on the voltages of the control nodes NQ1 and NQ2. In an embodiment, the first inversion control circuit 320-1 may include a 16th transistor T16.

[0124] The 16th transistor T16 may include a gate electrode connected to the control nodes NQ1 and NQ2 (or the first control node NQ1), a first electrode configured to receive the second low gate voltage VGL2_G, and a second electrode connected to the first inversion control node NQB1. The 16th transistor T16 may provide the second low gate voltage VGL2_G to the first inversion control node NQB1 based on the voltage of the control nodes NQ1 and NQ2. In an embodiment, the 16th transistor T16 may further include a back gate electrode connected to the control nodes NQ1 and NQ2.

[0125] The second inversion control circuit 320-2 may control the voltage of the second inversion control node NQB2 based on the voltages of the control nodes NQ1 and NQ2. In an embodiment, the second inversion control circuit 320-2 may include a 21st transistor T21.

[0126] The 21st transistor T21 may include a gate electrode connected to the control nodes NQ1 and NQ2 (or the first control node NQ1), a first electrode configured to receive the second low gate voltage VGL2_G, and a second electrode connected to the second inversion control node NQB2. The 21st transistor T21 may provide the second low gate voltage VGL2_G to the second inversion control node NQB2 based on the voltage of the control nodes NQ1 and NQ2. In an embodiment, the 21st transistor T21 may further include a back gate electrode connected to the control nodes NQ1 and NQ2 (or the first control node NQ1).

[0127] The control circuit 330 may control the voltages of the control nodes NQ1 and NQ2 based on the voltage of the first inversion control node NQB1 or the voltage of the second inversion control node NQB2. In an embodiment, the control circuit 330 may include second transistors T2_1 and T2_2 and third transistors T3_1 and T3_2.

[0128] The second transistors T2_1 and T2_2 may include a gate electrode connected to the second inversion control node NQB2, a first electrode configured to receive a second low gate voltage VGL2_G, and a second electrode connected to the control nodes NQ1 and NQ2 (or the first control node NQ1). The second transistors T2_1 and T2_2 may provide the second low gate voltage VGL2_G to the control nodes NQ1 and NQ2 based on the voltage of the second inversion control node NQB2. In an embodiment, the second transistors T2_1 and T2_2 may include a second-1 transistor T2_1 and a second-2 transistor T2_2 connected in series and having gate electrodes connected to each other. In an embodiment, the second-2 transistor T2_2 may further include a back gate electrode configured to receive the second low gate voltage VGL2_G.

[0129] The third transistors T3_1 and T3_2 may include a gate electrode connected to the first inversion control node NQB1, a first electrode configured to receive the second low gate voltage VGL2_G, and a second electrode connected to the control nodes NQ1 and NQ2 (or the first control node NQ1). The third transistors T3_1 and T3_2 may provide the second low gate voltage VGL2_G to the control nodes NQ1 and NQ2 based on the voltage of the first inversion control node NQB1. In an embodiment, the third transistors T3_1 and T3_2 may include a third-1 transistor T3_1 and a third-2 transistor T3_2 connected in series and having gate electrodes connected to each other. In an embodiment, the third-2 transistor T3_2 may further include a back gate electrode configured to receive the second low gate voltage VGL2_G.

[0130] The gate output circuit 340 may output a high gate voltage VGH_G as a gate signal GS based on the voltages of the control nodes NQ1 and NQ2, and may output a first low gate voltage VGL_G as a gate signal GS based on the voltage of the first inversion control node NQB1 or the voltage of the second inversion control node NQB2. In an embodiment, the gate output circuit 340 may include a ninth transistor T9, a tenth transistor T10, an eleventh transistor T11, and a second capacitor C2.

[0131] The ninth transistor T9 may include a gate electrode connected to the control nodes NQ1 and NQ2 (or the second control node NQ2), a first electrode configured to receive a high gate voltage VGH_G, and a second electrode connected to a gate output node NG at which a gate signal GS is output. The ninth transistor T9 may provide the high gate voltage VGH_G to the gate output node NG based on the voltage of the control nodes NQ1 and NQ2. In an embodiment, the ninth transistor T9 may further include a back gate electrode connected to the control nodes NQ1 and NQ2 (or the second control node NQ2).

[0132] The tenth transistor T10 may include a gate electrode connected to the first inversion control node NQB1, a first electrode configured to receive the first low gate voltage VGL_G, and a second electrode connected to the gate output node NG. The tenth transistor T10 may provide the first low gate voltage VGL_G to the gate output node NG based on the voltage of the first inversion control node NQB1. In an embodiment, the tenth transistor T10 may further include a back gate electrode connected to the first inversion control node NQB1.

[0133] The 11th transistor T11 may include a gate electrode connected to the second inversion control node NQB2, a first electrode configured to receive the first low gate voltage VGL_G, and a second electrode connected to the gate output node NG. The 11th transistor T11 may provide the first low gate voltage VGL_G to the gate output node NG based on the voltage of the second inversion control node NQB2. In an embodiment, the 11th transistor T11 may further include a back gate electrode connected to the second inversion control node NQB2.

[0134] The second capacitor C2 may include a first electrode connected to the control nodes NQ1 and NQ2 (or the second control node NQ2) and a second electrode connected to the gate output node NG. The second capacitor C2 may reduce distortion of a waveform of the gate signal GS.

[0135] The carry output circuit 350 may output a high gate voltage VGH_G as a gate carry signal G_CR based on the voltages of the control nodes NQ1 and NQ2, and may output a second low gate voltage VGL2_G as a gate carry signal G_CR based on the voltage of the first inversion control node NQB1 or the voltage of the second inversion control node NQB2. In an embodiment, the carry output circuit 350 may include a sixth transistor T6, a seventh transistor T7, and an eighth transistor T8.

[0136] The sixth transistor T6 may include a gate electrode connected to the control nodes NQ1 and NQ2 (or the second control node NQ2), a first electrode configured to receive a high gate voltage VGH_G, and a second electrode connected to a carry output node NCR at which a gate carry signal G_CR is output. The sixth transistor T6 may provide the high gate voltage VGH_G to the carry output node NCR based on the voltages of the control nodes NQ1 and NQ2. In an embodiment, the sixth transistor T6 may further include a back gate electrode connected to the control nodes NQ1 and NQ2 (or the second control node NQ2).

[0137] The seventh transistor T7 may include a gate electrode connected to the first inversion control node NQB1, a first electrode configured to receive the second low gate voltage VGL2_G, and a second electrode connected to the carry output node NCR. The seventh transistor T7 may provide the second low gate voltage VGL2_G to the carry output node NCR based on the voltage of the first inversion control node NQB1. In an embodiment, the seventh transistor T7 may further include a back gate electrode connected to the first inversion control node NQB1.

[0138] The eighth transistor T8 may include a gate electrode connected to the second inversion control node NQB2, a first electrode configured to receive the second low gate voltage VGL2_G, and a second electrode connected to the carry output node NCR. The eighth transistor T8 may provide the second low gate voltage VGL2_G to the carry output node NCR based on the voltage of the second inversion control node NQB2. In an embodiment, the eighth transistor T8 may further include a back gate electrode connected to the second inversion control node NQB2.

[0139] The boosting circuit 360 may boost the voltages of the control nodes NQ1 and NQ2. The boosting circuit 360 may include a fifth transistor T5 and a first capacitor C1.

[0140] The fifth transistor T5 may include a gate electrode connected to the control nodes NQ1 and NQ2 (or the second control node NQ2), a first electrode configured to receive a next gate carry signal G_NCR, and a second electrode connected to the boosting node NB. The next gate carry signal G_NCR may be a gate carry signal output from any one of the next gate stages.

[0141] The first capacitor C1 may include a first electrode connected to the control nodes NQ1 and NQ2 (or the second control node NQ2) and a second electrode connected to the boost node NB. The first capacitor C1 may boost the voltage of the control nodes NQ1 and NQ2. As the voltage of the control nodes NQ1 and NQ2 (e.g., the voltage of the gate electrode of the ninth transistor T9) is boosted by the first capacitor C1, the ninth transistor T9 may smoothly provide the high gate voltage VGH_G to the gate output node NG. As the voltage of the control nodes NQ1 and NQ2 (e.g., the voltage of the gate electrode of the sixth transistor T6) is boosted by the first capacitor C1, the sixth transistor T6 may smoothly provide the high gate voltage VGH_G to the carry output node NCR.

[0142] The first selection circuit 370-1 may activate the seventh transistor T7 and the tenth transistor T10 based on the first selection signal G_GBL1, and may deactivate the eighth transistor T8 and the 11th transistor T11. In an embodiment, the first selection circuit 370-1 may include 12th transistors T12_1 and T12_2, 13th transistor T13, 14th transistor T14, 15th transistor T15, and a third capacitor C3.

[0143] The 12th transistors T12_1 and T12_2 may include a gate electrode, a first electrode, and a second electrode, the gate electrodes of the 12th transistors T12_1 and T12_2 are configured to receive the first selection signal G_GBL1, and the first electrodes of the 12th transistors T12_1 and T12_2 are configured to receive the first selection signal G_GBL1. In an embodiment, the 12th transistors T12_1 and T12_2 may include a 12-1 transistor T12_1 and a 12-2 transistor T12_2 connected in series and having gate electrodes connected to each other. The 13th transistor T13 may include a gate electrode, a first electrode, and a second electrode, the gate electrode of the 13th transistor T13 is connected to the second electrodes of the 12th transistors T12_1 and T12_2, and the first electrode of the 13th transistor T13 is configured to receive the first selection signal G_GBL1. The 14th transistor T14 may include a gate electrode configured to receive the second clock signal G_CLK2, a first electrode connected to the second electrode of the 13th transistor T13, and a second electrode connected to the first inversion control node NQB1. The 15th transistor T15 may include a gate electrode connected to the control nodes NQ1 and NQ2 (or the first control node NQ1), a first electrode configured to receive the first low gate voltage VGL_G, and a second electrode connected to the gate electrode of the 13th transistor T13. The third capacitor C3 may include a first electrode connected to the gate electrode of the 13th transistor T13 and a second electrode connected to the first inversion control node NQB1. The third capacitor C3 may enable the 13th transistor T13 to be quickly turned on and off.

[0144] The second selection circuit 370-2 may activate the eighth transistor T8 and the 11th transistor T11 based on the second selection signal G_GBL2, and may deactivate the seventh transistor T7 and the tenth transistor T10. In an embodiment, the second selection circuit 370-2 may include the 17th transistors T17_1 and T17_2, the 18th transistor T18, the 19th transistor T19, the 20th transistor T20, and the fourth capacitor C4.

[0145] The 17th transistors T17_1 and T17_2 may include a gate electrode, a first electrode, and a second electrode, the gate electrodes of the 17th transistors T17_1 and T17_2 are configured to receive the second selection signal G_GBL2, and the first electrodes of the 17th transistors T17_1 and T17_2 are configured to receive the second selection signal G_GBL2. In an embodiment, the 17th transistors T17_1 and T17_2 may include a 17-1 transistor T17_1 and a 17-2 transistor T17_2 connected in series and having gate electrodes connected to each other. The 18th transistor T18 may include a gate electrode, a first electrode, and a second electrode, the gate electrode of the 18th transistor T18 is connected to the second electrodes of the 17th transistors T17_1 and T17_2, and the first electrode of the 18th transistor T18 is configured to receive the second selection signal G_GBL2. The 19th transistor T19 may include a gate electrode configured to receive the second clock signal G_CLK2, a first electrode connected to the second electrode of the 18th transistor T18, and a second electrode connected to the second inversion control node NQB2. The 20th transistor T20 may include a gate electrode connected to the control nodes NQ1 and NQ2 (or the first control node NQ1), a first electrode configured to receive the first low gate voltage VGL_G, and a second electrode connected to the gate electrode of the 18th transistor T18. The fourth capacitor C4 may include a first electrode connected to the gate electrode of the 18th transistor T18 and a second electrode connected to the second inversion control node NQB2. The fourth capacitor C4 may enable the 18th transistor T18 to be quickly turned on and off.

[0146] The first selection signal G_GBL1 and the second selection signal G_GBL2 may have different phases (e.g., opposite phases). Each of the first selection signal G_GBL1 and the second selection signal G_GBL2 may have alternating high level voltages and low level voltages. In an embodiment, in a first frame period, the first selection signal G_GBL1 and the second selection signal G_GBL2 may have a high level voltage and a low level voltage, respectively, and therefore, the seventh transistor T7 and the tenth transistor T10 may operate. In addition, in a second frame period after the first frame period, the first selection signal G_GBL1 and the second selection signal G_GBL2 may have a low level voltage and a high level voltage, respectively, and therefore, the eighth transistor T8 and the eleventh transistor T11 may operate.

[0147] In an embodiment, the gate stage 300 may further include 23rd transistors T23_1 and T23_2. The 23rd transistors T23_1 and T23_2 may include a gate electrode configured to receive a reset signal ESR, a first electrode configured to receive a first low gate voltage VGL_G, and a second electrode connected to the control nodes NQ1 and NQ2 (or the first control node NQ1). The 23rd transistors T23_1 and T23_2 may provide the first low gate voltage VGL_G to the control nodes NQ1 and NQ2 based on the reset signal ESR. In an embodiment, the 23rd transistors T23_1 and T23_2 may include a 23-1 transistor T23_1 and a 23-2 transistor T23_2 connected in series and having gate electrodes connected to each other.

[0148] In an embodiment, when the display device 10 including the gate driver 130 is powered on, the reset signal ESR may be substantially simultaneously applied to the gate stage 300. The 23rd transistors T23_1 and T23_2 may substantially simultaneously reset the control nodes NQ1 and NQ2 with the first low gate voltage VGL_G based on the reset signal ESR.

[0149] In an embodiment, the gate stage 300 may further include 22nd transistors T22_1 and T22_2. The 22nd transistors T22_1 and T22_2 may include gate electrodes connected to the control nodes NQ1 and NQ2 (or the first control node NQ1), first electrodes configured to receive the high gate voltage VGH_G, and second electrodes connected to the middle nodes of the first transistors T1_1 and T1_2, the middle nodes of the second transistors T2_1 and T2_2, the middle nodes of the third transistors T3_1 and T3_2, and the middle nodes of the 23rd transistors T23_1 and T23_2. The 22nd transistors T22_1 and T22_2 may provide a high gate voltage VGH_G to intermediate nodes of the first transistors T1_1 and T1_2, the second transistors T2_1 and T2_2, the third transistors T3_1 and T3_2, and the 23rd transistors T23_1 and T23_2 based on the voltages of the control nodes NQ1 and NQ2. Although the voltages of the control nodes NQ1 and NQ2 are boosted, the 22nd transistors T22_1 and T22_2 may apply the high gate voltage VGH_G to the middle nodes of the first transistors T1_1 and T1_2, the second transistors T2_1 and T2_2, the third transistors T3_1 and T3_2, and the 23rd transistors T23_1 and T23_2, and thus may prevent the first transistors T1_1 and T1_2, the second transistors T2_1 and T2_2, the third transistors T3_1 and T3_2, and the 23rd transistors T23_1 and T23_2 from being degraded. In an embodiment, the 22nd transistors T22_1 and T22_2 may include a 22-1st transistor T22_1 and a 22-2nd transistor T22_2 connected in series and having gate electrodes connected to each other.

[0150] In an embodiment, the control nodes NQ1 and NQ2 may include a first control node NQ1 and a second control node NQ2 , and the gate stage 300 may further include a fourth transistor T4 .

[0151] The fourth transistor T4 may include a gate electrode configured to receive the high gate voltage VGH_G, a first electrode connected to the first control node NQ1, and a second electrode connected to the second control node NQ2. The fourth transistor T4 may prevent or reduce the boosted voltage of the second control node NQ2 from being provided to the first control node NQ1. Accordingly, stresses of the first transistors T1_1 and T1_2, the second transistors T2_1 and T2_2, the third transistors T3_1 and T3_2, the 15th transistor T15, the 16th transistor T16, the 20th transistor T20, the 21st transistor T21, the 22nd transistors T22_1 and T22_2, and the 23rd transistors T23_1 and T23_2 connected to the first control node NQ1 may be relieved.

[0152] In an embodiment, all transistors T1_1, T1_2, T2_1, T2_2, T3_1, T3_2, T4, T5, T6, T7, T8, T9, T10, T11, T12_1, T12_2, T13, T14, T15, T16, T17_1, T17_2, T18, T19, T20, T21, T22_1, T22_2, T23_1 and T23_2 included in the gate level 300 may be N-type transistors (e.g., NMOS transistors) or oxide transistors.

[0153] The gate stage 300 may receive an input signal G_FLM / G_PCR, a high gate voltage VGH_G, a first low gate voltage VGL_G, a second low gate voltage VGL2_G, a first clock signal G_CLK1, and a second clock signal G_CLK2. The high gate voltage VGH_G may be greater than the first low gate voltage VGL_G, and the second low gate voltage VGL2_G may be less than the first low gate voltage VGL_G. In an embodiment, the high gate voltage VGH_G may be about 16V, the first low gate voltage VGL_G may be about -3V, and the second low gate voltage VGL2_G may be about -6V.

[0154] The first clock signal G_CLK1 and the second clock signal G_CLK2 may have different phases (e.g., opposite phases). Each of the first clock signal G_CLK1 and the second clock signal G_CLK2 may have alternating high level voltages and low level voltages. In an embodiment, the high level voltage may be equal to the high gate voltage VGH_G, and the low level voltage may be equal to the second low gate voltage VGL2_G.

[0155] In an embodiment, the difference between the high level voltage and the low level voltage of each of the first clock signal G_CLK1 and the second clock signal G_CLK2 may be smaller than the difference between the high gate voltage VGH_G and the second low gate voltage VGL2_G. Accordingly, the power consumption of the gate stage 300 may be reduced.

[0156] In an embodiment, a high level voltage of each of the first clock signal G_CLK1 and the second clock signal G_CLK2 may be less than the high gate voltage VGH_G. For example, a high level voltage of each of the first clock signal G_CLK1 and the second clock signal G_CLK2 may be about 13V.

[0157] The first electrode of the fifth transistor T5 can receive the next gate carry signal G_NCR. When the gate carry signal G_CR is output from the carry output node NCR, the gate carry signal G_CR can be constant. As the voltage change is smaller, the power consumption can be smaller. Therefore, Fig.10The power consumption of the gate stage 300 can be small.

[0158] Fig.11 is a schematic block diagram illustrating an electronic device 1000 . Fig.12 It is a diagram of Fig.11 1 is a schematic diagram of an embodiment in which the electronic device 1000 is implemented as a smart phone.

[0159] refer to Fig.11 and Fig.12 , the electronic device 1000 may include a processor 1010, a memory device 1020, a storage device 1030, an input / output (I / O) device 1040, a power supply 1050, and a display device 1060. The display device 1060 may be Figure 1 The electronic device 1000 may further include a port for communicating with a video card, a sound card, a memory card, a universal serial bus (USB) device, and other electronic devices.

[0160] In an embodiment, Fig.12 As shown in , the electronic device 1000 may be implemented as a smart phone. However, the electronic device 1000 is not limited thereto. For example, the electronic device 1000 may be implemented as a cellular phone, a video phone, a smart tablet, a smart watch, a tablet personal computer, a car navigation system, a computer monitor, a laptop computer, and a head mounted display (HMD) device, etc.

[0161] The processor 1010 may perform various computing functions. The processor 1010 may be, for example, a microprocessor, a central processing unit (CPU), an application processor (AP), etc. The processor 1010 may be connected to other components via an address bus, a control bus, and a data bus, etc. In addition, the processor 1010 may be connected to an expansion bus such as a peripheral component interconnect (PCI) bus.

[0162] The memory device 1020 may store data for operation of the electronic device 1000. For example, the memory device 1020 may include at least one nonvolatile memory device such as an erasable programmable read-only memory (EPROM) device, an electrically erasable programmable read-only memory (EEPROM) device, a flash memory device, a phase change random access memory (PRAM) device, a resistive random access memory (RRAM) device, a nano floating gate memory (NFGM) device, a polymer random access memory (PoRAM) device, a magnetic random access memory (MRAM) device, and a ferroelectric random access memory (FRAM) device, and / or at least one volatile memory device such as a dynamic random access memory (DRAM) device, a static random access memory (SRAM) device, and a mobile DRAM device.

[0163] The storage device 1030 may include a solid state drive (SSD) device, a hard disk drive (HDD) device, a CD-ROM device, and the like.

[0164] I / O devices 1040 may include input devices such as a keyboard, a keypad, a mouse device, a touch pad, and a touch screen, and output devices such as a printer and a speaker, etc. In some embodiments, I / O devices 1040 may include a display device 1060 .

[0165] The power supply 1050 may provide power for the operation of the electronic device 1000 .

[0166] The display device 1060 may be connected to other components via a bus or other communication links.

[0167] The above description is an example of the technical features of the present disclosure, and those skilled in the art to which the present disclosure belongs will be able to make various modifications and changes.Therefore, the embodiments of the present disclosure described above can be implemented separately or in combination with each other.

[0168] Therefore, the embodiments disclosed in the present disclosure are not intended to limit the technical spirit of the present disclosure, but to describe the technical spirit of the present disclosure, and the scope of the technical spirit of the present disclosure is not limited by these embodiments. The protection scope of the present disclosure should be interpreted by the claims, and it should be understood that all technical spirits within the equivalent scope are included in the scope of the present disclosure.

Claims

1. A transmitting driver, comprising: Multiple emitter stages, where Each of the plurality of transmitting stages comprises: an input circuit configured to provide an input signal to a control node based on a first clock signal; an inversion control circuit configured to control the voltage of the inversion control node based on the voltage of the control node and the first clock signal; an emission output circuit configured to output a high gate voltage as an emission signal based on the voltage of the control node, and to output a first low gate voltage as the emission signal based on the voltage of the inversion control node; a carry output circuit configured to output the high gate voltage as an emission carry signal based on the voltage of the control node, and to output a second low gate voltage lower than the first low gate voltage as the emission carry signal based on the voltage of the inversion control node; and a boost circuit configured to boost the voltage of the control node, and The boost circuit comprises: a first transistor (T5) including a gate electrode connected to the control node, a first electrode configured to receive a next transmit carry signal, and a second electrode connected to a boost node; and A first capacitor includes a first electrode connected to the control node and a second electrode connected to the boost node.

2. The transmit driver according to claim 1, wherein: The first clock signal has alternating high-level voltage and low-level voltage, and A difference between the high level voltage and the low level voltage is smaller than a difference between the high gate voltage and the second low gate voltage.

3. The transmit driver according to claim 2, wherein: The high level voltage is lower than the high gate voltage.

4. The transmit driver according to claim 1, wherein: All transistors included in each of the plurality of emitter stages are N-type transistors.

5. The transmit driver according to claim 1, wherein: The input circuit includes a second transistor (T1_1 and T1_2) including a gate electrode configured to receive the first clock signal, a first electrode configured to receive the input signal, and a second electrode connected to the control node.

6. The transmit driver according to claim 1, wherein: The inversion control circuit includes a third transistor (T4) including a gate electrode connected to the control node, a first electrode configured to receive the second low gate voltage, and a second electrode connected to the inversion control node.

7. The transmit driver according to claim 6, wherein: The inversion control circuit further comprises: a fourth transistor (T7), comprising a gate electrode, a first electrode and a second electrode, wherein the gate electrode of the fourth transistor (T7) is configured to receive the first clock signal, and the first electrode of the fourth transistor (T7) is configured to receive the high gate voltage; a fifth transistor (T8_1 and T8_2) comprising a gate electrode connected to the control node, a first electrode configured to receive the first clock signal, and a second electrode connected to the second electrode of the fourth transistor (T7); a sixth transistor (T9), comprising a gate electrode, a first electrode and a second electrode, the gate electrode of the sixth transistor (T9) being configured to receive the high gate voltage, the first electrode of the sixth transistor (T9) being connected to the second electrode of the fourth transistor (T7); a seventh transistor (T10), comprising a gate electrode, a first electrode and a second electrode, the gate electrode of the seventh transistor (T10) being connected to the second electrode of the sixth transistor (T9), and the first electrode of the seventh transistor (T10) being configured to receive a second clock signal; an eighth transistor (T11) including a gate electrode connected to the second electrode of the seventh transistor (T10), a first electrode configured to receive the high gate voltage, and a second electrode connected to the inversion control node; and A third capacitor includes a first electrode connected to the gate electrode of the seventh transistor (T10) and a second electrode connected to the gate electrode of the eighth transistor (T11).

8. The transmit driver according to claim 1, wherein: The transmitting output circuit comprises: a ninth transistor (T12) including a gate electrode connected to the control node, a first electrode configured to receive the high gate voltage, and a second electrode connected to an emission output node at which the emission signal is output; a tenth transistor (T14) comprising a gate electrode connected to the inversion control node, a first electrode configured to receive the first low gate voltage, and a second electrode connected to the emission output node; a fourth capacitor including a first electrode connected to the control node and a second electrode connected to the transmit output node; and A fifth capacitor includes a first electrode connected to the inversion control node and a second electrode configured to receive the first low gate voltage.

9. The transmit driver according to claim 1, wherein: The carry output circuit comprises: an eleventh transistor (T6) including a gate electrode connected to the control node, a first electrode configured to receive the high gate voltage, and a second electrode connected to a carry output node at which the emission carry signal is output; and A twelfth transistor (T13) includes a gate electrode connected to the inversion control node, a first electrode configured to receive the second low gate voltage, and a second electrode connected to the carry output node.

10. The transmit driver according to any one of claims 1 to 9, wherein: Each of the plurality of emitter stages further includes a control circuit configured to control the voltage of the control node based on the voltage of the inversion control node.

11. The transmit driver according to claim 10, wherein: The control circuit includes a thirteenth transistor (T2_1 and T2_2) including a gate electrode connected to the inversion control node, a first electrode configured to receive the second low gate voltage, and a second electrode connected to the control node.

12. The transmit driver according to claim 1, wherein: The control nodes include a first control node and a second control node, and Each of the plurality of emitter stages further includes a fourteenth transistor (T3) including a gate electrode configured to receive the high gate voltage, a first electrode connected to the first control node, and a second electrode connected to the second control node.

13. The transmit driver according to claim 1, wherein: Each of the plurality of emitter stages further includes a fifteenth transistor (T16_1 and T16_2) including a gate electrode configured to receive a reset signal, a first electrode configured to receive the first low gate voltage, and a second electrode connected to the control node.

14. A gate driver comprising: Multiple gate levels, where Each of the plurality of gate stages comprises: an input circuit configured to provide an input signal to a control node based on a first clock signal; a first inversion control circuit configured to control a voltage of a first inversion control node based on a voltage of the control node; a second inversion control circuit configured to control a voltage of a second inversion control node based on the voltage of the control node; a gate output circuit configured to output a high gate voltage as a gate signal based on the voltage of the control node, and to output a first low gate voltage as the gate signal based on the voltage of the first inversion control node or the voltage of the second inversion control node; a carry output circuit configured to output the high gate voltage as a gate carry signal based on the voltage of the control node, and to output a second low gate voltage less than the first low gate voltage as the gate carry signal based on the voltage of the first inversion control node or the voltage of the second inversion control node; and a boost circuit configured to boost the voltage of the control node, and The boost circuit comprises: a first transistor (T5) including a gate electrode connected to the control node, a first electrode configured to receive a next gate carry signal, and a second electrode connected to a boost node; and A first capacitor includes a first electrode connected to the control node and a second electrode connected to the boost node.

15. The gate driver according to claim 14, wherein: The first clock signal has alternating high-level voltage and low-level voltage, and A difference between the high level voltage and the low level voltage is smaller than a difference between the high gate voltage and the second low gate voltage.

16. The gate driver according to claim 15, wherein: The high level voltage is lower than the high gate voltage.

17. The gate driver according to claim 14, wherein: All transistors included in each of the plurality of gate stages are N-type transistors.

18. The gate driver according to any one of claims 14 to 17, wherein: Each of the plurality of gate stages further includes a control circuit configured to control the voltage of the control node based on the voltage of the first inversion control node and the voltage of the second inversion control node.

19. A display device comprising: A display panel including a plurality of pixels; an emission driver including a plurality of emission stages configured to provide emission signals to the pixels; as well as A driver controller is configured to control the transmit driver, wherein: Each of the plurality of transmitting stages comprises: an input circuit configured to provide an input signal to a control node based on a first clock signal; an inversion control circuit configured to control the voltage of the inversion control node based on the voltage of the control node and the first clock signal; an emission output circuit configured to output a high gate voltage as an emission signal based on the voltage of the control node, and to output a first low gate voltage as the emission signal based on the voltage of the inversion control node; a carry output circuit configured to output the high gate voltage as an emission carry signal based on the voltage of the control node, and to output a second low gate voltage lower than the first low gate voltage as the emission carry signal based on the voltage of the inversion control node; and a boost circuit configured to boost the voltage of the control node, and The boost circuit comprises: a first transistor (T5) including a gate electrode connected to the control node, a first electrode configured to receive a next transmit carry signal, and a second electrode connected to a boost node; and A first capacitor includes a first electrode connected to the control node and a second electrode connected to the boost node.

20. The display device according to claim 19, wherein: The first clock signal has alternating high-level voltage and low-level voltage, and A difference between the high level voltage and the low level voltage is smaller than a difference between the high gate voltage and the second low gate voltage.

Images