Transmission device, reception device, and transmission / reception system
By introducing a joint part and a separation part in the transmission and reception device, inserting non-image data into the effective and blank period of image data, the problem of common transmission of non-image data and image data is solved, and barrier-free image display and low-latency non-image data are realized, and EMC resistance is improved.
Patent Information
- Application Number
- CN202380069944.1
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Priority Date
- 2022-10-04
- Filing Date
- 2023-10-03
- Publication Date
- 2025-05-13
AI Technical Summary
The prior art is difficult to transmit non-image data and image data together through a common transmission path without increasing system cost, and it is necessary to display images without barriers on the receiving device side and suppress operation delays of the non-image data usage device.
By introducing a bonding part and a separation part in the transmitting device and the receiving device, the non-image data is inserted into the effective and blank periods of the image data by using a counter and a logic circuit, the bonding data is formed, and the image data and the non-image data are separated at the receiving end.
The common transmission of non-image data and image data is realized, ensuring that the image is displayed without barriers on the receiving device, and the operation delay of the non-image data usage device is suppressed, while improving EMC resistance.
Smart Images

Figure CN119999218A_ABST
Abstract
Description
Technical Field
[0001] The present disclosure relates to a transmitting device, a receiving device and a transmitting and receiving system. Background Art
[0002] Patent document 1 discloses an invention of a transceiver system for transmitting image data for displaying an image on an image display device such as a liquid crystal display device. The transceiver system described in the document includes: a transmitter that transmits image data including valid data and blank data; and a receiver that receives the image data transmitted from the transmitter and causes the image display device to display the image.
[0003] In this transmission / reception system, the transmission device inputs valid data and blank data to be transmitted to the reception device, and also inputs a DE signal (data enable signal). Then, the transmission device transmits valid data to the reception device during a period (valid period) when the DE signal is at a first level (e.g., H level). The transmission device sends blank data to the reception device during a period (blank period) when the DE signal is at a second level (e.g., L level).
[0004] In addition, the transmitting device transmits BS data (blank start data) in which the DE signal shows the timing of transition from the first level to the second level (the start timing of the blank period) to the receiving device. And, the transmitting device transmits BE data (blank end data) in which the DE signal shows the timing of transition from the second level to the first level (the end timing of the blank period) to the receiving device.
[0005] The receiving device receives data transmitted from the transmitting device and arriving via the transmission path. Then, the receiving device detects BS data and BE data from the received data, and reproduces the DE signal based on the timing obtained by detecting them. In addition, the receiving device separates valid data and blank data from the received data based on the reproduced DE signal.
[0006] Prior art literature
[0007] Patent Literature
[0008] Patent Document 1: International Publication No. 2009 / 069430 Summary of the invention
[0009] Problems to be solved by the invention
[0010] In the above-mentioned transceiver system, there is a requirement to transmit not only image data (valid data, blank data) but also non-image data from the transmitting device to the receiving device. Here, non-image data is different from image data, and may be, for example, I2C data for device control, I2S data as sound data, general input and output data, etc. If non-image data can be transmitted together with image data through a common transmission path, it is possible to suppress the increase in system cost, and therefore it is preferred.
[0011] When transmitting image data and non-image data from a transmitting device to a receiving device, the image data needs to be transmitted in a manner that enables the image to be displayed without hindrance on the receiving device side. In addition, in order to prevent delays in the operation of a device using the non-image data on the receiving device side, the transmission of the non-image data requires a small delay time and a small deviation in the delay time.
[0012] An object of the present invention is to provide a transmitting device, a receiving device, and a transmitting and receiving system that can transmit non-image data together with image data through a common transmission path and can meet the above-mentioned requirements.
[0013] Means for solving problems
[0014] The sending device of the present invention sends image data including valid data and blank data and non-image data, wherein the ratio of the amount of image data sent to the amount of non-image data sent is greater than N, where N is a positive integer. The sending device comprises: a combining unit that combines the image data with the non-image data; and a sending unit that sends the data combined by the combining unit.
[0015] The combining unit inputs a DE signal representing a valid period for sending valid data and a blank period for sending blank data, image data, and non-image data. The combining unit includes: a first counter, which counts pulses of a reference clock, and whose count value is initialized at the timing when the DE signal shows a transition from a blank period to a valid period and at the timing when the count value reaches N; and a second counter, which counts pulses of the reference clock, and whose count value is initialized at the timing when the count value reaches N. During the valid period, in a clock cycle of the reference clock when the count value of the first counter is a first specified value, the combining unit inserts non-image data into the valid data. During the blank period, in a clock cycle of the reference clock when the count value of the second counter is a second specified value, the combining unit inserts non-image data into the blank data. The combining unit combines the image data with the non-image data to output combined data.
[0016] The sending unit inputs the combined data output from the combining unit, and inserts the BS data into the combined data in a clock cycle of the reference clock immediately after the timing at which the DE signal shows a transition from the valid period to the blank period, and inserts the BE data into the combined data in a clock cycle of the reference clock immediately before the timing at which the DE signal shows a transition from the blank period to the valid period, and the sending unit sends the combined data after the BS data and the BE data are inserted.
[0017] Preferably, the combining unit inserts the count value of the second counter in the clock cycle in which the BS data is inserted in the next clock cycle after the clock cycle in which the BS data is inserted. Also, preferably, the combining unit inserts the non-image data in the clock cycle two clock cycles after the clock cycle in which the BS data is inserted.
[0018] The receiving device of the present invention receives image data and non-image data including valid data and blank data sent from a sending device based on a DE signal, wherein the ratio of the amount of received image data to non-image data is greater than N, where N is a positive integer. The receiving device includes: a receiving unit that receives data sent by the sending device; and a separation unit that separates the image data and non-image data based on the data received by the receiving unit.
[0019] The receiving unit receives data transmitted from the transmitting device, detects BS data and BE data included in the received data, and reproduces a DE signal indicating an effective period and a blank period based on the BS data and the BE data.
[0020] The separation unit inputs the data and DE signal received by the receiving unit, and the separation unit includes: a first counter, which counts the pulses of the reference clock, and the count value of which is initialized at the timing when the DE signal shows a transition from a blank period to an effective period and at the timing when the count value reaches N; and a second counter, which counts the pulses of the reference clock, and the count value of which is initialized at the timing when the count value reaches N; during the effective period, the separation unit regards the data of the clock cycle of the reference clock in which the count value of the first counter is a first specified value among the data received by the receiving unit as non-image data, and regards the data of other clock cycles as valid data; during the blank period, the separation unit regards the data of the clock cycle of the reference clock in which the count value of the second counter is a second specified value among the data received by the receiving unit as non-image data, and regards the data of other clock cycles as blank data, thereby separating the image data from the non-image data.
[0021] Preferably, the separation unit uses the data of the next clock cycle of the clock cycle in which the BS data is detected as the count value of the second counter in the clock cycle in which the BS data is detected to perform the counting operation of the second counter. In addition, the separation unit preferably uses the data of the clock cycle two clock cycles after the clock cycle in which the BS data is detected as non-image data.
[0022] The transmission and reception system of the present invention comprises the transmission device of the present invention described above and the reception device of the present invention described above.
[0023] Effects of the Invention
[0024] According to the present invention, non-image data can be transmitted together with image data through a common transmission path, and images can be displayed smoothly on the receiving device side, and delays in the operation of equipment using non-image data can be suppressed on the receiving device side. BRIEF DESCRIPTION OF THE DRAWINGS
[0025] Figure 1 2 is a diagram showing the configuration of the transmission and reception system 1 .
[0026] Figure 2 It is a diagram showing the structure of the transmission device 10.
[0027] Figure 3 It is a diagram showing the structure of the receiving device 20.
[0028] Figure 4 This is a timing chart for explaining an example of a method of inserting non-image data into image data.
[0029] Figure 5 1 is a timing chart for explaining a method of inserting non-video data into video data in the transmission and reception system 1 .
[0030] Figure 6 1 is a timing chart for explaining a method of inserting non-video data into video data in the transmission and reception system 1 .
[0031] Figure 7 1 is a timing chart for explaining a method of inserting non-video data into video data in the transmission and reception system 1 . DETAILED DESCRIPTION
[0032] Hereinafter, the mode for implementing the present invention will be described in detail with reference to the accompanying drawings. In the description of the drawings, the same elements are denoted by the same reference numerals, and repeated descriptions are omitted.
[0033] When developing a transceiver system that transmits non-image data together with image data (valid data, blank data) from a transmitting device to a receiving device via a common transmission path, the inventors also studied the improvement of the transceiver system described in Patent Document 1. During the study, the inventors focused on the fact that the amount of non-image data, Y, is smaller than the amount of image data, X, that should be transmitted.
[0034] The inventors have studied: assuming that the ratio of the data amount (X / Y) is a positive integer greater than N, the length of the unit period for transmitting image data is set to N clock cycles of the reference clock, and the unit period for transmitting non-image data is set to 1 clock cycle of the reference clock, and these two unit periods are set alternately, and the clock cycle of the reference clock is set to N / (N+1) times compared to the case where non-image data is not transmitted. Such a transceiver system can transmit non-image data together with image data through a common transmission path, can display images without obstacles on the receiving device side, and is expected to suppress the delay of the operation of the device using non-image data on the receiving device side.
[0035] In addition, as described above, in the transmission and reception system described in Patent Document 1, the transmission device transmits BS data or BE data to the receiving device at the timing of the level transition of the DE signal (transition between the effective period and the blank period). The receiving device detects the BS data and BE data from the received data, and reproduces the DE signal based on the timing obtained by detecting them. Then, the receiving device separates the effective data and the blank data from the received data based on the reproduced DE signal.
[0036] The screen displaying the image is generally rectangular, and the effective data amount of each line of the image is constant, so the length of the period during which the DE signal is at the H level (effective period) is a constant time. Therefore, when the length of the period during which the reproduced DE signal is at the H level is different from the predetermined fixed time, the receiving device can determine that the received data is defective due to external factors such as static electricity, and further, by taking countermeasures such as data correction, the EMC resistance can be improved.
[0037] However, the inventors have found that when the unit period of N clock cycles for transmitting image data and the unit period of 1 clock cycle for transmitting non-image data are alternately set, the following problems may sometimes occur. That is, if the BS data or BE data is to be sent from the transmitting device to the receiving device at the timing of the level transition of the DE signal, the length of the period (valid period) during which the DE signal is at the H level may sometimes vary due to the timing of the insertion of non-image data. If the length of the period during which the DE signal is at the H level varies regardless of external factors such as static electricity, it is impossible to determine whether the data received in the receiving device is defective due to external factors such as static electricity. Such a transceiver system is not suitable for use in fields requiring higher EMC resistance.
[0038] The transmission and reception system 1 described below can solve the above-mentioned problems. Figure 1 1 is a diagram showing the structure of a transceiver system 1. The transceiver system 1 includes a transmitter 10 and a receiver 20. The transmitter 10 transmits image data (valid data, blank data) and non-image data to a transmission path 30. The receiver 20 receives data output from the transmitter 10 and arriving via the transmission path 30, and separates the received data into image data and non-image data. Then, the receiver 20 outputs the image data to an image display device such as a liquid crystal display device, and outputs the non-image data to a device that uses the non-image data.
[0039] Figure 2 1 is a diagram showing the structure of the transmission device 10. The transmission device 10 includes a combining unit 40 and a transmitting unit 50. The combining unit 40 inputs a DE signal, image data (valid data, blank data), and non-image data, combines the image data with the non-image data, and outputs combined data. The transmitting unit 50 inputs the combined data output from the combining unit 40, inserts BS data and BE data into the combined data, and transmits the combined data after the insertion to the transmission path 30.
[0040] The combining section 40 includes a first counter 41 , a second counter 42 , a selector 43 , a logic circuit 44 , a multiplexer 45 , a first buffer 46 , and a second buffer 47 .
[0041] The first counter 41 and the second counter 42 count pulses of the reference clock, respectively, and initialize the count values at the timing when the count value reaches N. That is, the count values of the first counter 41 and the second counter 42 are each a value in the range of 0 to N-1. In addition, the count value of the first counter 41 is initialized even at the timing when the DE signal shows a transition from a blank period to an effective period. The second counter 42 outputs the count value M in the clock cycle immediately after the timing when the DE signal transitions from the H level to the L level to the multiplexer 45.
[0042] The selector 43 inputs the count values of the first counter 41 and the second counter 42 and the DE signal. The selector 43 selects and outputs the count value of the first counter 41 during the effective period of the DE signal at H level, and selects and outputs the count value of the second counter 42 during the blank period of the DE signal at L level.
[0043] The logic circuit 44 inputs the count value and the DE signal selected and output by the selector 43. When the value output from the selector 43 during the effective period of the DE signal at the H level (the count value of the first counter 41) is the first specified value N1, the logic circuit 44 outputs a signal indicating this to the multiplexer 45. In addition, when the value output from the selector 43 during the blank period when the DE signal is at the L level (the count value of the second counter 42) is the second specified value N2, the logic circuit 44 outputs a signal indicating this to the multiplexer 45. N1 and N2 may be any integer values in the range of 0 to N-1, and may be equal to or different from each other. The signal output from the logic circuit 44 to the multiplexer 45 indicates the clock cycle of the reference clock for inserting non-image data into the image data. In addition, the logic circuit 44 outputs the DE signal after the non-image data is inserted into the image data to the transmission unit 50.
[0044] The first buffer 46 inputs image data and temporarily stores the image data. The second buffer 47 inputs non-image data and temporarily stores the non-image data. The first buffer 46 and the second buffer 47 may be FIFO memories, respectively.
[0045] The multiplexer 45 reads out the image data stored in the first buffer 46 and inputs the image data, and reads out the non-image data stored in the second buffer 47 and inputs the non-image data. In addition, the multiplexer 45 inputs the signal output from the logic circuit 44 (a signal indicating the clock cycle of the reference clock in which the non-image data is inserted into the image data) and the count value M of the second counter 42 in the clock cycle immediately after the timing at which the DE signal changes from the H level to the L level. The multiplexer 45 inserts the non-image data into the image data based on the signal output from the logic circuit 44. In addition, the multiplexer 45 inserts the count value M in the clock cycle two clock cycles after the timing at which the DE signal changes from the H level to the L level. The multiplexer 45 outputs the combined data obtained by combining these to the transmission unit 50.
[0046] The transmission unit 50 includes a packetizer 51, a scrambler 52, an encoder 53, and a serializer 54. The packetizer 51 inputs the combined data (image data + non-image data) output from the multiplexer 45 of the combining unit 40, performs packet processing on the combined data, and outputs the packetized data to the scrambler 52. The scrambler 52 has a random number generator, and uses the random number generated by the random number generator to scramble the data output from the packetizer 51 and output it. The encoder 53 performs a symbolization process (e.g., 8B10B encoding process) based on a symbol mapping method, and encodes the data output from the scrambler 52 and outputs it. The serializer 54 inputs the data output from the encoder 53, converts the data (parallel data) into serial data, and transmits it to the transmission path 30.
[0047] In addition, the transmitting unit 50 also inputs the DE signal output from the logic circuit 44 of the combining unit 40. In the clock cycle of the reference clock immediately after the timing at which the DE signal shows a transition from the effective period to the blank period, the BS data (blank start data) is inserted into the combined data, and in the clock cycle of the reference clock immediately before the timing at which the DE signal shows a transition from the blank period to the effective period, the BE data (blank end data) is inserted into the combined data. The transmitting unit 50 performs the above-mentioned processing of the packetizer 51, the scrambler 52, the encoder 53, and the serializer 54 on the combined data after the BS data and the BE data are inserted. At this time, the encoder 53 sets the BS data and the BE data as the K code in the 8B10B encoding, and sets the other data as the D code in the 8B10B encoding.
[0048] Both D code and K code encode 8-bit data into 10-bit data. That is, in both D code and K code, 8-bit information corresponds to a 10-bit symbol. Usually, 8-bit data can represent 256 (=2 8 ) values, 10 bits of data can represent 1024 (=2 10 ) values. D code encodes all 8-bit data into 10-bit data, whereas K code encodes 12 8-bit data into 10-bit data. Therefore, 10-bit data that can represent 1024 values can include 10-bit data based on D code and 10-bit data based on K code.
[0049] For example, if 8-bit data and 10-bit data are represented by binary numbers, respectively, then with respect to the 8-bit data [0001_1100], the 10-bit data of the K code is [00_1111_0100] and [11_0000_1011], and the 10-bit data of the D code is [00_1110_1011] and [00_1110_0100]. In this way, even if the 8-bit data is the same value, the 10-bit data of the K code is different from the 10-bit data of the D code. Since the 10-bit data of the K code is inconsistent with the 10-bit data of the D code, it is possible to identify which of the K code and the D code any 10-bit data is.
[0050] Figure 3 2 is a diagram showing the structure of the receiving device 20. The receiving device 20 includes a receiving unit 60 and a separating unit 70. The receiving unit 60 receives data transmitted from the transmitting unit 50 of the transmitting device 10 and arriving via the transmission path 30. The separating unit 70 separates the video data and the non-video data based on the data received by the receiving unit 60.
[0051] The receiving unit 60 includes a deserializer 61, a decoder 62, a descrambler 63, and a depacketizer 64. The deserializer 61 converts the data (serial data) sent from the transmitting device 10 into parallel data and outputs it. The decoder 62 decodes the data output from the deserializer 61 and outputs it. The descrambler 63 descrambles the data output from the decoder 62 and outputs it. The depacketizer 64 depackets the data output from the decoder 62 and outputs it.
[0052] Furthermore, the receiving unit 60 detects BS data and BE data included in the received data during the above-mentioned processing by the deserializer 61 , the decoder 62 , the descrambler 63 , and the depacketizer 64 , and reproduces the DE signal indicating the effective period and the blank period based on the BS data and the BE data.
[0053] The configurations of the transmission unit 50 and the reception unit 60 (packetizer, scrambler, encoder, serializer) are the same as those disclosed in U.S. Patent No. 8,780,932 corresponding to Patent Document 1, and the configurations can be combined with reference to the patent as needed.
[0054] The separation section 70 includes a first counter 71 , a second counter 72 , a selector 73 , a logic circuit 74 , and a demultiplexer 75 .
[0055] The first counter 71 and the second counter 72 count pulses of the reference clock, respectively, and initialize the count value when the count value reaches N. That is, the count value of each of the first counter 71 and the second counter 72 is a value in the range of 0 to N-1. In addition, the count value of the first counter 71 is initialized even when the DE signal shows a transition from a blank period to an effective period.
[0056] The selector 73 receives the count values of the first counter 71 and the second counter 72 and the DE signal. The selector 73 selects and outputs the count value of the first counter 71 during the effective period when the DE signal is at H level, and selects and outputs the count value of the second counter 72 during the blank period when the DE signal is at L level.
[0057] The logic circuit 74 inputs the count value and the DE signal selected and output by the selector 73. When the value output from the selector 73 during the effective period when the DE signal is at the H level (the count value of the first counter 71) is the first specified value N1, the logic circuit 74 outputs a signal indicating this to the demultiplexer 75. In addition, when the value output from the selector 73 during the blank period when the DE signal is at the L level (the count value of the second counter 72) is the second specified value N2, the logic circuit 74 outputs a signal indicating this to the demultiplexer 75. N1 and N2 in the logic circuit 74 are the same values as N1 and N2 in the logic circuit 44, respectively. The signal output from the logic circuit 74 to the demultiplexer 75 indicates the clock cycle of the reference clock in which the non-image data is inserted into the image data.
[0058] The demultiplexer 75 receives the combined data (video data+non-video data) output from the receiving unit 60 and receives the signal output from the logic circuit 74. Based on the signal output from the logic circuit 74, the demultiplexer 75 separates the combined data into video data and non-video data.
[0059] That is, the demultiplexer 75 treats, among the data received by the receiving unit 60, data of the clock cycle of the reference clock whose count value of the first counter 71 is the first specified value N1 as non-image data, and treats data of other clock cycles as valid data during the effective period when the DE signal is at the H level. Furthermore, among the data received by the receiving unit 60, the demultiplexer 75 treats, among the data received by the receiving unit 60, data of the clock cycle of the reference clock whose count value of the second counter 72 is the second specified value N2 as non-image data, and treats data of other clock cycles as blank data during the blank period when the DE signal is at the L level.
[0060] Furthermore, the demultiplexer 75 uses the data of the next clock cycle of the clock cycle in which the BS data is detected, among the data received by the receiving unit 60, as the count value of the second counter 72 in the clock cycle in which the BS data is detected, to perform the counting operation of the second counter 72. Thus, the second counter 42 of the transmitting device 10 and the second counter 72 of the receiving device 20 can output the same count value.
[0061] Figure 4 This is a timing diagram for explaining an example of a method of inserting non-image data into image data. The figure shows a case where a unit period of N clock cycles for transmitting image data and a unit period of 1 clock cycle for transmitting non-image data are simply set alternately. Here, it is assumed that N=3. When N=3, there are three methods of inserting non-image data into image data. In the figure, from top to bottom, the reference clock, DE signal, image data (valid data A, blank data B), non-image data insertion position in each case of non-image data insertion method (1) to (3), and non-image data C are shown in sequence.
[0062] In each of the non-image data insertion methods (1) to (3), when the non-image data is simply inserted at the position indicated by the upward arrow, the length of the period (effective period) during which the DE signal is at the H level may vary depending on the non-image data insertion method. If the length of the period during which the DE signal is at the H level varies regardless of external factors such as static electricity, it is impossible to determine whether the data received by the receiving device is defective due to external factors such as static electricity. Such a transceiver system is not suitable for use in fields requiring higher EMC resistance.
[0063] In the transceiver system 1 of the present embodiment, the basic principle is to alternately set a unit period of N clock cycles for transmitting image data and a unit period of 1 clock cycle for transmitting non-image data, and make the non-image data insertion method different between the effective period and the blank period, thereby solving the above-mentioned problems.
[0064] Figure 5 to Figure 7 1 is a timing diagram for explaining the method of inserting non-image data into image data in the transmission and reception system 1. Here, N=3 is also assumed. In addition, the first predetermined value N1 of the first counter 41 indicating the insertion position of the non-image data and the second predetermined value N2 of the second counter 42 are both 0. In these figures, the DE signal, the combined data (image data+non-image data), the count value of the second counter 42, and the count value of the first counter 41 are shown in order from top to bottom. Figure 5 The method shown is Figure 4 The non-image data inserting method (1) shown is a modified method. Figure 6 The method shown is Figure 4 The non-image data insertion method (2) shown is a modified method. Figure 7 The method shown is Figure 4 The non-image data insertion method (3) shown is a modified method.
[0065] exist Figure 5 to Figure 7In any of the non-image data insertion methods shown, during the effective period when the DE signal is at the H level, the non-image data C is inserted into the effective data A in the clock cycle when the count value of the first counter 41 is 0. During the blank period when the DE signal is at the L level, the basic principle is that the insertion of the BS data in the first clock cycle and the insertion of the BE data in the last clock cycle are given the highest priority, and the non-image data C is inserted into the blank data B in the clock cycle when the count value of the second counter 42 is 0. In addition to this basic principle, the count value M is inserted in the next clock cycle of the insertion clock cycle of the BS data. In addition, the non-image data C is inserted in the next clock cycle of the insertion clock cycle of the count value M. The count value M is the count value of the second counter 42 in the clock cycle immediately after the timing of the transition of the DE signal from the H level to the L level (that is, the insertion clock cycle of the BS data).
[0066] The count values of the first counter 41 of the transmitting device 10 and the first counter 71 of the receiving device 20 are both initialized at the timing when the DE signal shows a transition from a blank period to an effective period, so the two counters can output the same count value. The second counter 72 of the receiving device 20 uses the data of the next clock cycle of the clock cycle in which the BS data is detected among the data received by the receiving unit 60 as the count value of the second counter 72 in the clock cycle in which the BS data is detected, so it can output the same count value as the second counter 42 of the transmitting device 10. The values of N, N1, and N2 are shared between the transmitting device 10 and the receiving device 20, and the non-image data insertion rule is shared.
[0067] Thus, the receiving device 20 that receives the data transmitted from the transmitting device 10 can detect the BS data and the BE data and reproduce the DE signal, thereby separating the image data from the non-image data. In addition, since the basic principle is to alternately set the unit period of N clock cycles for transmitting the image data and the unit period of 1 clock cycle for transmitting the non-image data, the image can be displayed without any hindrance on the receiving device 20 side, and the delay of the operation of the device using the non-image data can be suppressed on the receiving device 20 side. In addition, since the length of the period during which the DE signal is at the H level can be set to a predetermined fixed time, when the length of the period is different from the predetermined fixed time, it can be determined that the received data is defective due to external factors such as static electricity, and further, by taking countermeasures such as data correction, EMC resistance can be improved.
[0068] The present invention is not limited to the above-described examples but is shown by the claims, and is intended to include all modifications within the meaning and scope equivalent to the claims.
[0069] Description of Reference Numerals
[0070] 1: transceiver system; 10: transmitter; 20: receiver; 30: transmission path; 40: coupling part; 41: first counter; 42: second counter; 43: selector; 44: logic circuit; 45: multiplexer; 46: first buffer; 47: second buffer; 50: transmitter; 51: packetizer; 52: scrambler; 53: encoder; 54: serializer; 60: receiver; 61: deserializer; 62: decoder; 63: descrambler; 64: depacketizer; 70: separator; 71: first counter; 72: second counter; 73: selector; 74: logic circuit; 75: demultiplexer.
Claims
1. A transmitting device, which transmits image data including valid data and blank data and non-image data, wherein: The ratio of the data amount of the image data to the non-image data to be transmitted is greater than or equal to N, where N is a positive integer, and the transmitting device comprises: a combining unit that combines the image data with the non-image data; and a sending unit that sends the data combined by the combining unit, The combining unit inputs a DE signal indicating a valid period for sending the valid data and a blank period for sending the blank data, the image data, and the non-image data. The combination portion comprises: A first counter that counts pulses of a reference clock, and whose count value is initialized at the timing when the DE signal shows a transition from a blank period to an effective period and at the timing when the count value reaches N; and a second counter that counts pulses of the reference clock and whose count value is initialized at a timing when the count value reaches N, During the effective period, in a clock cycle of the reference clock in which the count value of the first counter is a first predetermined value, the combining unit inserts the non-image data into the effective data. During a blank period, in a clock cycle of the reference clock in which the count value of the second counter is a second predetermined value, the combining unit inserts the non-image data into the blank data. The combining unit combines the image data with the non-image data to output combined data. The transmitting unit inputs the combined data output from the combining unit, The transmitting unit inserts the BS data into the combined data in a clock cycle of the reference clock immediately after the timing at which the DE signal shows a transition from an effective period to a blank period. The transmitting unit inserts BE data into the combined data in a clock cycle of the reference clock immediately before the timing at which the DE signal shows a transition from a blank period to an effective period, The transmitting unit transmits the combined data into which the BS data and the BE data are inserted.
2. The transmitting device according to claim 1, wherein: The combining section inserts the count value of the second counter in the clock cycle in which the BS data is inserted, in a clock cycle next to the clock cycle in which the BS data is inserted.
3. The transmitting device according to claim 2, wherein: The combining unit inserts the non-image data in a clock cycle two clock cycles after a clock cycle in which the BS data is inserted.
4. A receiving device, which receives image data and non-image data including valid data and blank data sent from a sending device based on a DE signal, wherein: The ratio of the amount of the received image data to the amount of the non-image data is greater than N, where N is a positive integer. The receiving device comprises: a receiving unit, which receives data sent by the sending device; and a separation unit that separates the image data and the non-image data based on the data received by the receiving unit, The receiving unit receives data transmitted from the transmitting device, detects BS data and BE data included in the received data, and reproduces a DE signal indicating an effective period and a blank period based on the BS data and the BE data. The separation unit inputs the data received by the receiving unit and the DE signal, The separation unit comprises: A first counter that counts pulses of a reference clock, and whose count value is initialized at the timing when the DE signal shows a transition from a blank period to an effective period and at the timing when the count value reaches N; and a second counter that counts pulses of the reference clock and whose count value is initialized at a timing when the count value reaches N; During the effective period, the separation unit uses, among the data received by the receiving unit, data of the clock cycle of the reference clock in which the count value of the first counter is the first specified value as the non-image data, and uses data of the other clock cycles as the effective data. The separation unit uses, during a blank period, data of a clock cycle of the reference clock in which the count value of the second counter is a second predetermined value among the data received by the receiving unit as the non-image data, and uses data of other clock cycles as the blank data. Thus, the separation portion separates the image data and the non-image data.
5. The receiving device according to claim 4, wherein: The separation unit performs a counting operation of the second counter by using data of a clock cycle next to a clock cycle in which the BS data is detected as a count value of the second counter in the clock cycle in which the BS data is detected.
6. The receiving device according to claim 5, wherein: The separation unit detects data of a clock cycle two clock cycles after the clock cycle of the BS data as the non-video data.
7. A transceiver system comprising: the transmitting device according to claim 1; and a receiving device, wherein: The receiving device receives the image data and non-image data including valid data and blank data transmitted from the transmitting device based on the DE signal. The ratio of the amount of the received image data to the amount of the received non-image data is greater than N, where N is a positive integer. The receiving device comprises: a receiving unit that receives data transmitted from the transmitting device; as well as a separation unit that separates the image data and the non-image data based on the data received by the receiving unit, The receiving unit receives data transmitted from the transmitting device, detects BS data and BE data included in the received data, and reproduces a DE signal indicating an effective period and a blank period based on the BS data and the BE data. The separation unit inputs the data received by the receiving unit and the DE signal, The separation unit has: a first counter that counts pulses of a reference clock, and whose count value is initialized at a timing when the DE signal shows a transition from a blank period to an effective period and a timing when the count value reaches N; a second counter that counts pulses of the reference clock and whose count value is initialized at a timing when the count value reaches N, During the effective period, the separation unit uses, among the data received by the receiving unit, data of the clock cycle of the reference clock in which the count value of the first counter is the first specified value as the non-image data, and uses data of the other clock cycles as the effective data. During a blank period, the separator uses, among the data received by the receiver, data of a clock cycle of the reference clock in which the count value of the second counter is a second predetermined value as the non-image data, and uses data of other clock cycles as the blank data. Thus, the separation portion separates the image data and the non-image data.
8. The transceiver system according to claim 7, wherein: The combining unit of the transmitting device inserts the count value of the second counter in the clock cycle in which the BS data is inserted, in a clock cycle next to the clock cycle in which the BS data is inserted, The separator of the receiving device uses data of a clock cycle next to a clock cycle in which the BS data is detected as a count value of the second counter in the clock cycle in which the BS data is detected, and performs a counting operation of the second counter.
9. The transceiver system according to claim 8, wherein: The combining unit of the transmitting device inserts the non-image data in a clock cycle two clock cycles after the clock cycle in which the BS data is inserted, The separation unit of the receiving device detects data of a clock cycle two clock cycles after the clock cycle of the BS data as the non-video data.
Citation Information
Patent Citations
Video signal transmission device, video signal reception device, and video signal transmission system
US8780932B2
Video signal transmission device, video signal reception device, and video signal transmission system
WO2009069430A1