Display panel and display device

By creating the first opening in the display panel, signal lines are prevented from stacking, thus solving the short circuit problem caused by foreign objects in the narrow bezel design and improving production yield and product quality.

CN224192382UActive Publication Date: 2026-05-01YUNGU GUAN TECH CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
YUNGU GUAN TECH CO LTD
Filing Date
2025-03-31
Publication Date
2026-05-01

AI Technical Summary

Technical Problem

The production yield of existing narrow-bezel display panels is not high, mainly due to short circuits between high and low signals caused by foreign objects.

Method used

An opening is made in the first metal layer of the display panel to prevent signal lines above the first and second plates from stacking, thus preventing short circuits caused by foreign objects. An insulating layer and a planarization layer are used to protect the signal lines.

Benefits of technology

It improved the production yield of display panels, reduced the risk of signal short circuits caused by foreign objects, and improved product quality.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN224192382U_ABST
    Figure CN224192382U_ABST
Patent Text Reader

Abstract

The utility model provides a display panel and a display device. The display panel comprises a substrate layer, a first polar plate, a second polar plate and a first metal layer. The first polar plate is arranged on one side of the substrate layer, the second polar plate is arranged on the side, away from the substrate layer, of the first polar plate in an insulating mode, and the orthographic projection of the first polar plate on the substrate layer and the orthographic projection of the second polar plate on the substrate layer are at least partially overlapped. The first metal layer is arranged on the side, away from the substrate layer, of the second polar plate in an insulating mode, and the orthographic projection of the first metal layer on the substrate layer is located outside the orthographic projection range of the first polar plate and the second polar plate on the substrate layer, so that stacking of multiple metal film layers above the first polar plate and the second polar plate which are high in terrain is avoided; and the problem of poor display caused by short circuit of the signal wires above the first polar plate and the second polar plate is prevented.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This utility model relates to the field of display technology, and in particular to a display panel and display device. Background Technology

[0002] The importance of narrow bezel design in the AMOLED (Active-matrix organic light-emitting diode) display field is becoming increasingly prominent, and it has become a major trend in display design in recent years. Narrow bezel design not only increases the screen-to-body ratio, providing a better viewing experience for users, but also further reduces the size of the device, improving the ease of use. At the same time, narrow bezel design also improves phone manufacturing, satisfying consumers' dual needs for aesthetics and convenience.

[0003] However, due to structural and technological limitations, improving the production yield of current narrow-bezel display panels has become an urgent problem for the industry. Utility Model Content

[0004] The purpose of this invention is to provide a display panel and display device to solve the technical problem of low production yield in existing display technologies.

[0005] To achieve the above objectives, this utility model provides a display panel comprising a substrate, a first electrode plate, a second electrode plate, and a first metal layer. The first electrode plate is disposed on one side of the substrate. The second electrode plate is insulatedly disposed on the side of the first electrode plate facing away from the substrate. The first metal layer is insulatedly disposed on the side of the second electrode plate facing away from the substrate. The orthographic projection of the first electrode plate onto the substrate at least partially overlaps with the orthographic projection of the second electrode plate onto the substrate. The orthographic projection of the first metal layer onto the substrate is located outside the orthographic projection range of both the first and second electrode plates onto the substrate.

[0006] Furthermore, the display panel also includes a first opening that penetrates the first metal layer and corresponds to the first electrode plate and the second electrode plate. Preferably, the orthographic projections of the first electrode plate and the second electrode plate onto the substrate layer are located within the orthographic projection range of the first opening onto the substrate layer.

[0007] Furthermore, the display panel also includes a first signal line located within the first metal layer, with the first opening penetrating the first signal line. Preferably, the first signal line is used to transmit a power signal.

[0008] Furthermore, the display panel further includes a second metal layer, which is insulatingly disposed between the first metal layer and the second electrode. Preferably, the orthographic projections of the first electrode and the second electrode onto the substrate at least partially overlap with the orthographic projection of the second metal layer onto the substrate.

[0009] Furthermore, the display panel further includes a second signal line located within the second metal layer. Preferably, the orthographic projections of the first electrode and the second electrode onto the substrate layer are within the orthographic projection range of the second signal line onto the substrate layer. Preferably, the second signal line is used to transmit a first level signal. Preferably, the orthographic projection of the second signal line onto the substrate layer is at least partially located within the orthographic projection range of the first opening onto the substrate layer.

[0010] Furthermore, the display panel further includes a third signal line located in the first metal layer and parallel to the first signal line. Preferably, the orthogonal projection of the third signal line onto the substrate layer is outside the orthogonal projection range of the second signal line onto the substrate layer. Preferably, the third signal line is used to transmit a second level signal.

[0011] Furthermore, the display panel further includes a planarization layer disposed between the first metal layer and the second metal layer. Preferably, the material of the planarization layer includes an organic material.

[0012] Furthermore, the display panel further includes a third metal layer and a fourth metal layer. The third metal layer is insulatingly disposed on the side of the first metal layer near the substrate layer, and the second electrode plate is located within the third metal layer. The fourth metal layer is insulatingly disposed on the side of the third metal layer near the substrate layer, and the first electrode plate is located within the fourth metal layer.

[0013] Furthermore, the display panel further includes a first insulating layer and a second insulating layer. The first insulating layer is disposed on one side of the substrate layer and covers the first electrode plate. The second insulating layer is disposed on the side of the first insulating layer opposite to the substrate layer and covers the second electrode plate. Preferably, the materials of the first insulating layer and the second insulating layer respectively include inorganic materials.

[0014] This utility model also provides a display device, which includes the display panel described above.

[0015] The advantages of this utility model are: the display panel and display device of this utility model avoid the stacking of multiple metal film layers above the first and second electrode plates with higher terrain, thereby preventing the display failure caused by short circuits between high and low signals between different layers due to foreign objects in the signal traces located above the first and second electrode plates, thus improving the production yield of the product. Attached Figure Description

[0016] To more clearly illustrate the technical solutions in the embodiments of this utility model, the drawings used in the description of the embodiments will be briefly introduced below. Obviously, the drawings described below are only some embodiments of this utility model. For those skilled in the art, other drawings can be obtained based on these drawings without creative effort.

[0017] Figure 1 This is a partial layout of the metal film layer in the display panel in an embodiment of this utility model;

[0018] Figure 2 for Figure 1 A cross-sectional view of the central display panel at line AA'.

[0019] Figure 3 This is a schematic diagram of the partitioning of the display panel in an embodiment of this utility model.

[0020] The components in the diagram are shown below:

[0021] Display panel 1; Display area AA;

[0022] Non-display area NA; Substrate layer 10;

[0023] First metal layer M1; Second metal layer M2;

[0024] Third metal layer M3; Fourth metal layer M4;

[0025] First signal line SW1; Second signal line SW2;

[0026] Third signal line SW3; First electrode plate P1;

[0027] Second electrode plate P2; First opening 20;

[0028] First insulating layer 30; Second insulating layer 40;

[0029] Flattening layer 50. Detailed Implementation

[0030] The following description, with reference to the accompanying drawings, illustrates preferred embodiments of the present invention, demonstrating its implementability. These embodiments provide a complete overview of the present invention to those skilled in the art, making its technical content clearer and easier to understand. The present invention can be embodied in many different forms, and its protection scope is not limited to the embodiments mentioned herein.

[0031] In the accompanying drawings, components with the same structure are indicated by the same numerical designation, and components with similar structures or functions are indicated by similar numerical designations. The dimensions and thicknesses of each component shown in the drawings are arbitrary, and this invention does not limit the dimensions and thicknesses of each component. To make the illustrations clearer, the thickness of some components has been appropriately exaggerated in the drawings.

[0032] Furthermore, the following descriptions of the embodiments are based on the accompanying illustrations, illustrating specific embodiments in which the present invention can be implemented. Directional terms used in this invention, such as "up," "down," "front," "back," "left," "right," "inner," "outer," and "side," are merely for reference to the accompanying illustrations. Therefore, the use of directional terms is for better and clearer explanation and understanding of the present invention, and does not indicate or imply that the referred device or element must have a specific orientation, or be constructed and operated in a specific orientation; thus, it should not be construed as a limitation of the present invention. Furthermore, the terms "first," "second," and "third," etc., are used for descriptive purposes only and should not be construed as indicating or implying relative importance.

[0033] When a component is described as being "on" another component, the component may be placed directly on the other component; alternatively, there may be an intermediate component on which the component is placed, and the intermediate component is placed on the other component. When a component is described as being "installed to" or "connected to" another component, both can be understood as being directly "installed" or "connected" to, or as being indirectly "installed to" or "connected to" another component via an intermediate component.

[0034] In related display technologies, placing the up-level signal source of the left and right bezel driving circuit above the driving circuit is one way to achieve a narrow bezel. However, this greatly increases the risk of short circuits between the up-level signal of the capacitor and other signal lines located on the upper layer due to foreign objects, resulting in poor display and seriously affecting the production yield of the product.

[0035] Based on the technical problems discovered in the aforementioned related display technologies, this utility model embodiment provides a display panel 1, such as... Figure 1 and Figure 2As shown, the display panel 1 has multiple metal layers, namely a first metal layer M1, a second metal layer M2, a third metal layer M3, and a fourth metal layer M4. Each metal layer has signal traces for transmitting corresponding signals. Figure 3 As shown, the display panel 1 includes a display area AA and a non-display area NA surrounding the display area AA. The display area AA is used to display images. Within the display area AA, the display panel 1 has pixel circuits and light-emitting devices. The light-emitting devices emit light under the drive of the pixel circuits, thereby realizing the display of the image. In the non-display area NA, the display panel 1 has a driving circuit. The driving circuit receives display signals from a driving chip and drives the corresponding pixel circuits to light up the corresponding light-emitting devices according to the display signals, thereby realizing the transformation of the displayed image.

[0036] The display panel 1 also includes a substrate layer 10, which supports the display panel 1. The substrate layer 10 can be selected from rigid substrates or flexible films, such as glass substrates, quartz substrates, polyimide films, etc., depending on actual needs. A first metal layer M1 is disposed on one side of the substrate layer 10, a second metal layer M2 is insulatingly disposed between the first metal layer M1 and the substrate layer 10, a third metal layer M3 is insulatingly disposed on the side of the second metal layer M2 near the substrate layer 10, and a fourth metal layer M4 is insulatingly disposed on the side of the third metal layer M3 near the substrate layer 10.

[0037] Furthermore, the display panel 1 also includes an insulating film layer disposed between two adjacent metal film layers: a first insulating layer 30, a second insulating layer 40, and a planarization layer 50. The first insulating layer 30 is disposed on one side of the substrate layer 10 and covers the signal traces and electronic components (e.g., the first electrode P1) in the fourth metal layer M4. The third metal layer M3 is disposed on the side of the first insulating layer 30 facing away from the substrate layer 10. The second insulating layer 40 is disposed on the side of the first insulating layer 30 facing away from the substrate layer 10 and covers the signal traces and electronic components (e.g., the second electrode P2) in the third metal layer M3. The second metal layer M2 is disposed on the side of the second insulating layer 40 facing away from the substrate layer 10. The planarization layer 50 is located between the first metal layer M1 and the second metal layer M2 and covers the exposed surface of the signal traces in the second metal layer M2. The materials of the first insulating layer 30 and the second insulating layer 40 include inorganic materials, such as silicon oxide and silicon nitride; the material of the planarization layer 50 includes organic materials. The first insulating layer 30, the second insulating layer 40, and the planarization layer 50 are all used to insulate and protect the electronic components in the display panel 1. At the same time, the planarization layer 50 can also planarize the surface of the display panel 1.

[0038] The display panel 1 includes a first electrode plate P1, a second electrode plate P2, a first signal line SW1, a second signal line SW2, and a third signal line SW3.

[0039] The first electrode plate P1 is disposed on one side of the substrate layer 10 and located in the fourth metal layer M4. The second electrode plate P2 is insulated and disposed on the side of the first electrode plate P1 opposite to the substrate layer 10 and located in the third metal layer M3. Specifically, both the first electrode plate P1 and the second electrode plate P2 are located in the non-display area NA, and the orthographic projection of the first electrode plate P1 on the substrate layer 10 at least partially overlaps with the orthographic projection of the second electrode plate P2 on the substrate layer 10, causing the first electrode plate P1 and the second electrode plate P2 to form a capacitor in the area where their orthographic projections overlap. This capacitor is used to store electrical energy for the driving circuit. Preferably, the orthographic projection of the first electrode plate P1 on the substrate layer 10 is located within the range of the orthographic projection of the second electrode plate P2 on the substrate layer 10.

[0040] The second signal line SW2 is located in the second metal layer M2 and extends along a first direction Y perpendicular to the stacking direction of the display panel 1. The second signal line SW2 is used to transmit a first level signal to the driving circuit. This first level signal is a positive voltage signal (PVGH) with a voltage value greater than 0V. The second signal line SW2 is located in the non-display area NA, and the orthogonal projections of the first electrode P1 and the second electrode P2 on the substrate layer 10 at least partially overlap with the orthogonal projection of the second signal line SW2 in the second metal layer M2 on the substrate layer 10. Preferably, the orthogonal projections of the first electrode P1 and the second electrode P2 on the substrate layer 10 are within the range of the orthogonal projection of the second signal line SW2 on the substrate layer 10. That is, the first electrode P1, the second electrode P2, and the second signal line SW2 are sequentially insulated and stacked in the display panel 1, thereby reducing the area of ​​the non-display area NA of the display panel 1. This also results in a higher panel topography at the first electrode P1 and the second electrode P2, meaning that the second metal layer M2 has a greater height in the display panel 1 due to the larger number of stacked metal film layers.

[0041] Furthermore, the first signal line SW1 is located in the first metal layer M1, and this first signal line SW1 is used to transmit power signals, such as a low-level power signal (ELVSS). In the second direction X, which is perpendicular to the first direction Y and the stacking direction of the display panel 1, the maximum width of the first signal line SW1 is greater than the maximum width of the second signal line SW2, causing the first signal line SW1 to partially cover the second signal line SW2, that is, the orthographic projection of the second signal line SW2 on the substrate layer 10 at least partially overlaps with the orthographic projection of the first signal line SW1 on the substrate layer 10. Since the second metal layer M2 located at the first electrode plate P1 and the second electrode plate has a larger height in the display panel 1, the thickness of the planarization layer 50 located there is smaller than that of the planarization layer 50 located at other lower terrain locations, thereby shortening the spacing between the first signal line SW1 located above the first electrode plate P1 and the second electrode plate P2 and the adjacent second signal line SW2, increasing the risk of a short circuit between the first signal line SW1 and the second signal line SW2 due to foreign objects at that location.

[0042] Therefore, the display panel 1 provided in this embodiment is provided with a first opening 20, which penetrates the first signal line SW1 in the first metal layer M1, and the first opening 20 corresponds to the first electrode P1 and the second electrode P2. That is, the orthogonal projection of the first electrode P1 and the second electrode P2 on the substrate layer 10 is located within the orthogonal projection range of the first opening 20 on the substrate layer 10. At the same time, the orthogonal projection of the second signal line SW2 on the substrate layer 10 is at least partially located within the orthogonal projection range of the first opening 20 on the substrate layer 10. The first signal line SW1 located above the first electrode P1 and the second electrode P2 is hollowed out, so that the orthogonal projection of the first metal layer M1 on the substrate layer 10 is located outside the orthogonal projection range of the first electrode P1 and the second electrode P2 on the substrate layer 10. This prevents the second signal line SW2 located above the first electrode P1 and the second electrode P2 from short-circuiting the high and low signals between the layers due to foreign objects, thereby improving the production yield of the display panel 1. Preferably, in the second direction X, the orthographic projection of the first opening 20 on the substrate 10 covers the orthographic projection of the second signal line SW2 on the substrate 10. Meanwhile, since the first signal line SW1 is wider in the first metal layer M1, opening the first opening 20 on the first signal line SW1 will not affect the signal transmission of the first signal line SW1.

[0043] The third signal line SW3 is located in the first metal layer M1, on the side of the first signal line SW1 furthest from the display area AA. This third signal line SW3 is used to transmit a second-level signal to the driving circuit. The first-level signal is a negative voltage signal (PVGL) with a voltage value less than 0V. The third signal line SW3 is parallel to the second signal line SW2, meaning it also extends along the first direction Y. Furthermore, the orthogonal projection of the third signal line SW3 onto the substrate layer 10 is outside the orthogonal projection range of the second signal line SW2 onto the substrate layer 10.

[0044] This embodiment also provides a display device, which can be an OLED display device, including the display panel 1 as described above, which is used to provide a display image for the display device. The display device can be any display device with display function, such as a mobile phone, laptop computer, tablet computer, etc.

[0045] In the display panel and display device provided by this utility model, by opening a first opening in the first metal layer, the phenomenon of stacking of the first signal line and the second signal line above the first electrode plate and the second electrode plate with higher terrain can be avoided. This prevents the display failure caused by short circuit of high and low signals between different layers due to foreign objects between the first signal line and the second signal line located above the first electrode plate and the second electrode plate, thereby improving the production yield of the product.

[0046] While specific embodiments of the present invention have been described herein with reference to them, it should be understood that these embodiments are merely examples of the principles and applications of the present invention. Therefore, it should be understood that many modifications can be made to the exemplary embodiments, and other arrangements can be designed without departing from the spirit and scope of the present invention as defined by the appended claims. It should be understood that different dependent claims and features described herein can be combined in ways different from those described in the original claims. It is also understood that features described in conjunction with individual embodiments can be used in other described embodiments.

Claims

1. A display panel, characterized in that, include: Substrate layer; The first electrode plate is disposed on one side of the substrate layer; The second electrode plate is insulated and disposed on the side of the first electrode plate away from the substrate layer; A first metal layer is insulatingly disposed on the side of the second electrode plate opposite to the substrate layer; The orthographic projection of the first electrode plate onto the substrate layer at least partially overlaps with the orthographic projection of the second electrode plate onto the substrate layer; The orthographic projection of the first metal layer onto the substrate is outside the orthographic projection range of the first electrode and the second electrode onto the substrate.

2. The display panel as described in claim 1, characterized in that, Also includes: A first opening extends through the first metal layer and corresponds to the first electrode plate and the second electrode plate.

3. The display panel as described in claim 2, characterized in that, The orthographic projections of the first electrode and the second electrode onto the substrate are located within the orthographic projection range of the first opening onto the substrate.

4. The display panel as described in claim 2, characterized in that, Also includes: A first signal line is located in the first metal layer, and the first opening penetrates the first signal line.

5. The display panel as described in claim 4, characterized in that, The first signal line is used to transmit power signals.

6. The display panel as described in any one of claims 1-4, characterized in that, Also includes: The second metal layer is insulatingly disposed between the first metal layer and the second electrode plate.

7. The display panel as described in claim 6, characterized in that, The orthographic projections of the first electrode and the second electrode onto the substrate layer at least partially overlap with the orthographic projection of the second metal layer onto the substrate layer.

8. The display panel as described in claim 6, characterized in that, Also includes: The second signal line is located in the second metal layer.

9. The display panel as described in claim 8, characterized in that, The orthogonal projections of the first electrode and the second electrode onto the substrate are located within the orthogonal projection range of the second signal line onto the substrate.

10. The display panel of claim 8, wherein, The second signal line is used to transmit the first level signal.

11. The display panel as claimed in claim 8, characterized in that, The orthographic projection of the second signal line onto the substrate is at least partially located within the orthographic projection range of the first opening onto the substrate.

12. The display panel as claimed in claim 8, characterized in that, Also includes: The third signal line is located in the first metal layer and is parallel to the first signal line.

13. The display panel as claimed in claim 12, characterized in that, The orthogonal projection of the third signal line onto the substrate is outside the orthogonal projection range of the second signal line onto the substrate.

14. The display panel as claimed in claim 12, characterized in that, The third signal line is used to transmit the second level signal.

15. The display panel as claimed in claim 6, characterized in that, Also includes: A planarization layer is disposed between the first metal layer and the second metal layer.

16. The display panel as claimed in claim 15, characterized in that, The material of the planarization layer includes organic materials.

17. The display panel as claimed in claim 1, characterized in that, Also includes: A third metal layer is insulatingly disposed on the side of the first metal layer near the substrate layer, and the second electrode plate is located in the third metal layer; A fourth metal layer is insulatingly disposed on the side of the third metal layer near the substrate layer, and the first electrode plate is located in the fourth metal layer.

18. The display panel as claimed in claim 17, characterized in that, Also includes: A first insulating layer is disposed on one side of the substrate layer and covers the first electrode plate; The second insulating layer is disposed on the side of the first insulating layer away from the substrate layer and covers the second electrode plate.

19. The display panel as claimed in claim 18, characterized in that, The materials of the first insulating layer and the second insulating layer each include inorganic materials.

20. A display device, characterized in that, Includes the display panel as described in any one of claims 1-19.