Serialisation method for digitalised data streams
Patent Information
- Application Number
- EP2024718078
- Authority / Receiving Office
- EP · EP
- Patent Type
- Applications
- Current Assignee / Owner
- Priority Date
- 2023-05-16
- Filing Date
- 2024-04-02
- Publication Date
- 2026-01-07
AI Technical Summary
The existing methods for transmitting digitized data streams from parallel-connected power semiconductor modules in electrical converters are complex and require significant development effort, often resulting in accuracy losses and increased component needs, especially when determining total current values across alternating voltage phases.
A serialization method that combines multiple digitized data streams into a single serialized digital data stream with an increased clock frequency, allowing for efficient and accurate transmission of electrical operating values, including overall operating values, thereby reducing the need for additional measurement components and simplifying data transmission paths.
This approach enables secure, efficient, and low-cost data transmission of digitized operating values, avoiding accuracy losses and reducing the complexity of data transmission, while improving electromagnetic compatibility and simplifying the implementation of control algorithms for electrical converters.
Smart Images

Figure EP2024058905_21112024_PF_FP_ABST
Abstract
Description
[0001] Description
[0002] Serialization procedures for digitized data streams
[0003] The invention relates to a serialization method for digitized data streams of electrical operating values of electrical converters, a digital serialization unit which is configured to carry out the serialization method, and an electrical converter with the digital serialization unit.
[0004] For the operation of electrical converters, various electrical operating values are required, such as actual current values in the individual AC voltage phases for the current control of an inverter in a frequency converter.
[0005] The above-mentioned actual current values are often determined by measuring a voltage proportional to the actual current value across the shunt resistors installed in the AC voltage phases in the power section of the electrical converter. The analog actual current values thus determined are then converted into a digital 1-bit data stream, usually using a sigma-delta converter, as a sigma-delta data stream for current control of the electrical converter.
[0006] The sigma-delta data stream is further filtered by means of an evaluation circuit, which is implemented, for example, in an AS IC (Application-Specific Integrated Circuit), an FPGA (Field Programmable Gate Array) or a CPLD (Complex Programmable Logic Devices), and thus digitized actual current values are provided to the current control of the electrical converter.
[0007] Filtering can be performed, for example, with a digital low-pass filter to reduce the data rate—for example, from 10 MHz to 10 kHz. The evaluation circuit determines an average value of the sigma-delta data stream, which, as the result of the evaluation, represents the analog input value of the sigma-delta converter.
[0008] Typically, shunt resistors can be integrated into power semiconductor modules of IGBTs (Insulated-Gate Bipolar Transistors), MOSFETs (Metal Oxide Semiconductor Field-Effect Transistors) or power diodes in a technically advantageous and low-cost manner.
[0009] These power semiconductor modules often have half-bridge circuits, so that, for example, for a three-phase AC-side application of the power semiconductor module, three half-bridge circuits are used as a six-pulse bridge circuit (B6 bridge).
[0010] To increase the overall power of the electrical converter, power semiconductor modules are often connected in parallel in order to avoid the use of a single, usually cost-intensive, high-power power semiconductor module.
[0011] For the parallel connection of two or more power semiconductor modules in one or more converters, for example for the parallel connection of power semiconductor modules in half-bridge circuits to generate partial phases of an AC voltage phase, a digitized sigma-delta data stream with digitized partial current actual values is generated for each partial phase by means of a sigma-delta converter from measured analog partial current actual values for further processing of the previously analog partial current actual values.
[0012] These individual digitized partial current actual values are transmitted via the digitized sigma-delta data stream to the evaluation circuit for further processing of the partial current actual values for regulation or control tasks of electrical converters. This procedure requires a rather complex solution, particularly with regard to the transmission of the sigma-delta data streams resulting from the parallel connection of the power semiconductor modules—and thus their respective half-bridge modules—to the evaluation circuit. This requires the provision of a sufficient number of inputs on the evaluation circuit for the respective sigma-delta data streams of the individual partial phases.
[0013] Depending on the number of power semiconductor modules connected in parallel, a specific solution is used, which usually involves high development and implementation costs.
[0014] In addition, the total current measured in each of the alternating voltage phases - including AD conversion by means of the sigma-delta conversion and transmission to the evaluation circuit analogous to the individual partial currents in the partial phases of the alternating voltage phase - must be reliably determined, in this case measured, which results in further expenditure both in terms of development and implementation, as well as in the need for additional components, e.g. shunt resistors for measuring the total current.
[0015] Alternatively, the voltage values measured at the shunt resistor, proportional to the respective actual current value for each partial AC voltage phase, can be determined as analog values and added to an aggregated voltage value for the AC voltage phase using an operational amplifier circuit. However, this solution is susceptible to electrical interference and results in a loss of accuracy for the resulting actual current value.
[0016] The voltage values measured at the respective shunt resistors of the partial AC voltage phases can also be individually converted into sigma-delta data streams and then combined using an addition circuit to produce an aggregated voltage value for the corresponding AC voltage phase. However, this approach often results in a loss of accuracy regarding the maximum possible resolution for the voltage values and, as a result, the resulting actual current value.
[0017] The invention is based on the object of proposing a serialization method, a digital serialization unit with the serialization method and a converter with the digital serialization unit in order to provide an improved transmission of digitized data streams of electrical operating values compared to the prior art.
[0018] The object is achieved by a serialization method having the features specified in claim 1, a digital serialization unit having the features specified in claim 12 and an electrical converter having the features specified in claim 14.
[0019] To achieve the object, a serialization method for digitized data streams of electrical operating values, in particular of an electrical converter, is proposed, wherein a first digital data stream for a first electrical operating value and at least one further digital data stream for at least one further electrical operating value are supplied to a digital serialization unit, wherein the first and the at least one further digital data stream each have a clock frequency, wherein a serialized digital data stream is generated by means of a serialization of the first and the at least one further digital data stream by the digital serialization unit,wherein by determining a number of clock frequencies of the first and the at least one further digital data stream, a clock frequency increased by the number of clock frequencies is generated for the serialized digital data stream, and wherein the serialized digital data stream is output by the digital serialization unit with the electrical operating values formed as digitized operating values.
[0020] By serializing digital data streams using a serialized digital data stream, efficient and low-cost data transmission of several digitized operating values or digitized partial operating values - which were each generated, for example, from analogue operating values or analogue partial operating values - is possible, whereby the serialized digital data stream can, in addition to the individual digitized operating values, also have a digitized total operating value as a sum of the digitized partial operating values - thus as a measure of a total electrical operating value - which advantageously results in reliable determination and transmission of the total operating value and therefore an additional measurement of the analogue total electrical operating value can be dispensed with.
[0021] By combining the individual digitized data streams into the serialized digital data stream, it is possible to dispense with a plurality of individual transmission paths for the respective individual digitized data streams, starting from the operating values or digitized partial operating values, which are usually digitized from analog operating values or partial operating values, for the control units of electrical devices - in particular electrical converters - by transmitting the respective digitized operating values or digitized partial operating values as a summed digital overall operating value using only one digitized transmission path via a signal line.
[0022] Advantageous embodiments of the serialization method are specified in the dependent claims.
[0023] In a first advantageous embodiment of the serialization method, the serialization of the first and the at least one further digital data stream is carried out by means of a time-staggered execution of the respective clock frequencies of the first and the at least one further digital data stream.
[0024] The temporally offset execution of the respective clock frequencies offers the advantage that stretching the data transmission of the first and the at least one further digital data stream during the serialization of the digitized data streams results in a lower load of electrical interference in signal lines - to improve the electromagnetic compatibility (EMC) - in particular at signal outputs of a serialization unit designed to serialize the digitized data streams.
[0025] This relief with regard to the occurrence of electrical disturbances in the signal lines is carried out, for example, starting from the digital serialization unit via an evaluation unit for evaluating the serialized digital data stream for the further processing of the digitized operating values up to a processor unit for the determination of switching signals and the control by means of driver circuits of power semiconductor switches in electrical converters.
[0026] In a further advantageous embodiment of the serialization method, the serialization of the first and the at least one further digital data stream is carried out by means of a simultaneous execution of the respective clock frequencies of the first and the at least one further digital data stream.
[0027] This embodiment has the advantage that only one simultaneous clock with the respective clock frequencies of the first and the at least one further digital data stream needs to be provided for executing the serialization method, which facilitates the implementation of the serialization method. In a further advantageous embodiment of the serialization method, the serialized digital data stream, in addition to information about the electrical operating values of the first and the at least one further electrical operating value, has further information about an operating value sum from the first and the at least one further electrical operating value.
[0028] The serialization method is therefore particularly advantageous for the summation of partial electrical operating values designed as electrical operating values, which are combined into an overall electrical operating value by means of the operating value sum.
[0029] For example, partial electrical operating values of parallel-connected power semiconductor modules of one or more converters, such as partial currents in partial phases of an electrical phase, and the total operating value summed up from the partial operating values, such as a total current of the electrical phase formed from the partial currents, can be transferred to a specially designed control or regulation unit for further processing in a regulation or regulation algorithm for the converter(s).
[0030] In a further advantageous embodiment of the serialization method, the first digital data stream and the at least one further digital data stream have the same clock frequency as the respective clock frequency.
[0031] Choosing the same clock frequency for the digitized data streams has the advantage that the digitized operating values are evenly weighted when summed to form a digitized overall operating value - that is, the portions of the individual electrical operating values as partial operating values are summed to form the operating value sum of the overall electrical operating value. This essentially prevents drift of the digitized operating values, which represent the electrical operating values as partial operating values, and thus, in particular, any distortion of these electrical operating values in the overall electrical operating value.
[0032] In a further advantageous embodiment of the serialization method, the first and at least one further digital data stream are generated by means of a sigma-delta conversion from analog values of the electrical operating values.
[0033] The generation of IBit digital data streams from analog values of electrical operating values by means of the sigma-delta conversion can advantageously provide the first and at least one further digital data stream for processing into the serialized digital data stream.
[0034] The sigma-delta conversion used in the serialization process for the analog-to-digital conversion of electrical operating values to digitized operating values has the advantage that these operating values are galvanically isolated with respect to the signal routing of these operating values. This allows for the subsequent evaluation of the serialized digital data stream for further processing of the electrical operating values or the digitized operating values in conjunction with the total electrical operating value or the digitized total operating value for the generation of control signals and the control of drivers of the power semiconductor switches to be carried out more accurately and quickly by applying various filters to the serialized digital data stream.
[0035] In a further advantageous embodiment of the serialization method, the electrical operating values are in the form of a current value or an electrical value corresponding to a current value, in particular a voltage value. Measuring currents is an essential prerequisite for operating, for example, electrical converters in drive systems or energy distribution systems using regulation or control algorithms. Currents can be measured indirectly via a voltage drop across an electrical resistor through which the current flows. For the serialization method used in electrical converters, voltages can therefore also be advantageously recorded as analog electrical operating values, digitized and transferred into the digitized serial data stream.
[0036] In a further advantageous embodiment of the serialization method, the first electrical operating value and the at least one further electrical operating value are recorded as current values by a current recording device, in particular by means of a shunt resistor or a Hall sensor or a GMR sensor.
[0037] In a further advantageous embodiment of the serialization method, the first electrical operating value as an electrical partial operating value corresponds to a first partial current of a first power semiconductor module of the electrical converter for a first partial phase of a first phase of an electrical network and the at least one further electrical operating value as a further electrical partial operating value corresponds to a second partial current of a further power semiconductor module of the electrical converter connected in parallel with the first power semiconductor module on a DC voltage circuit for a second partial phase of the first phase of the electrical network.
[0038] This embodiment is advantageously suitable for parallel connections of power semiconductor modules and their operation, in particular in electrical converters, wherein individual electrical operating values of the power semiconductor modules, such as partial currents in partial phases of the phase of the electrical network, are each first converted into digital operating values as analogue operating values and the serialised digital data stream - with the digitalised total operating value as a measure of the total electrical operating value - is subsequently generated from the operating values digitalised in this way.
[0039] In a further advantageous embodiment of the serialization method, the digitized operating values - which correlate with the electrical operating values and / or their operating value sum - are converted into control values for a processor unit by means of an evaluation unit from the serialized digital data stream.
[0040] In contrast to conventional solutions with individual digitized data streams of the respective operating values, only the serialized digitized data stream is input to the evaluation unit, which, in addition to information on the individual electrical operating values, also contains information on the overall electrical operating value. For the processor unit, which is used to generate control signals for the power semiconductor modules of electrical converters, for example, the evaluation unit transmits actual values of the electrical operating values and / or the overall electrical operating value.
[0041] There is no need to expand the evaluation unit, which is designed as an AS IC or FPGA, for example, and which is already used in electrical converters without parallel connection of the power semiconductor modules for the further processing of digitized operating values, in terms of additional data inputs - as would supposedly be necessary when the power semiconductor modules are connected in parallel - because only one data input of the evaluation unit has to be occupied for the recording of the digitized operating values in the form of the serialized digital data stream for each respective phase of the electrical network, particularly in three-phase networks. In contrast to the use of conventional methods of summing digitized operating values, such as that of a digital addition circuit, the serialization method according to the invention can avoid losses in resolution of the individual operating values, as well as the overall operating value.
[0042] In a further advantageous embodiment of the serialization method, the control values are transferred from the evaluation unit to the processor unit, in particular for controlling the electrical converter.
[0043] The operating values and / or total operating values stored with the serialized digitized data stream are transferred from the evaluation unit to the processor unit in such a way that they can be used, for example, as actual current values for speed / torque control or generally for current control in the electrical converter of a drive system.
[0044] To solve the problem, a digital serialization unit is also proposed, which is set up to carry out the serialization method according to the invention.
[0045] The digital serialization unit for carrying out the serialization process can advantageously be implemented cost-effectively in conventionally programmable components, such as an AS IC, FPGA or CPLD.
[0046] Thanks to the flexible connection and interconnection of the digital serialization unit and the simple programmability during implementation of the serialization process, the recording of additional operating variables is conceivable using the aforementioned measuring arrangements and areas of application for recording current and voltage, such as temperature recording, speed recording, or torque recording. In this context, the term "electrical operating variable" should be interpreted to mean that other electrical operating variables at least have an impact on the electrical operation of electrical components, such as, for example, parallel-connected power semiconductor modules of the electrical converter.
[0047] As an example, the temperature detection for power semiconductor modules should be mentioned, whereby the temperature level of the power semiconductor modules can influence the switching behavior of these power semiconductor modules and thus the electrical behavior of the power semiconductor modules, in particular from the point of view of control engineering aspects.
[0048] In an advantageous embodiment of the digital serialization unit, the digital serialization unit comprises an evaluation unit for evaluating the serialized digital data stream.
[0049] To achieve the object, an electrical converter with the digital serialization unit according to the invention is further proposed, wherein the electrical converter is provided as part of a drive system for operating an electric motor on an electrical network or as part of an energy supply system for converting electrical energy in an electrical network system.
[0050] The above-described properties, features, and advantages of this invention, as well as the manner in which they are achieved, will become clearer and more readily understood in connection with the following description of the embodiments, which are explained in more detail in connection with the figures. It shows:
[0051] FIG 1 shows a schematic representation of a drive system with power semiconductor modules connected in parallel in an electrical converter and a digitalized serialization unit according to the invention for carrying out the serialization method according to the invention,
[0052] FIG 2 shows a schematic block diagram of the digitalized serialization method according to the invention according to FIG 1,
[0053] FIG 3 shows a first schematic diagram of the serialization method according to FIG 1 or FIG 2 with a first embodiment of temporal sequences of clock frequencies of digital data streams for their serialization,
[0054] FIG 4 shows a further schematic diagram of the serialization method according to FIG 1 or FIG 2 using a further embodiment of temporal sequences of clock frequencies of digital data streams for their serialization.
[0055] FIG. 1 shows a schematic representation of a drive system 26 with a first power semiconductor module 17 and a further power semiconductor module 19 connected in parallel in an electrical converter 4, as well as a digitalized serialization unit 9 according to the invention for carrying out the serialization method 1 according to the invention.
[0056] The method aspects for carrying out the serialization method 1 according to the invention, which are described with FIG. 1, relate to an operating case of the power semiconductor modules 17, 19 of the electrical converter 4.
[0057] The power semiconductor modules 17, 19 are each designed as bridge modules—here, for example, bridge modules in a six-pulse bridge circuit—with first power semiconductor switches 28 of the first power semiconductor module 17 and power semiconductor switches 29 of the further power semiconductor module 19. The power semiconductor modules 17, 19 are electrically connected on the input side to a DC voltage circuit 18, which is often a DC voltage intermediate circuit of the electrical converter 4, designed, for example, as a frequency converter.
[0058] The first power semiconductor module 17 is connected on the output side to a first partial phase Li l of a first phase LI of an electrical network 25, a first partial phase L12 of a second phase L2 of the electrical network 25 and a first partial phase L13 of a third phase L3 of the electrical network 25.
[0059] The further power semiconductor module 19 is connected on the output side to a second partial phase L21 of the first phase LI of the electrical network 25, a second partial phase L22 of the second phase L2 of the electrical network 25 and a second partial phase L23 of the third phase L3 of the electrical network 25.
[0060] Accordingly, the power semiconductor modules 17, 19 in the electrical converter 4 are connected in parallel between the DC voltage circuit 18 on the input side and the electrical network 25 on the output side.
[0061] The electrical network 25 is electrically connected to an electric motor 27 as a three-phase AC network via the first phase L1, the second phase L2, and the third phase L3. The electric motor 27, like the electric converter 4, is part of the drive system 26 and can be operated by means of the electric converter 4.
[0062] By means of shunt resistors 24 used here as an example, first electrical operating values 6 are measured in the operating case on the first power semiconductor module 17 in the first partial phases L11, L12, L13 of the phases L1, L2, L3 of the electrical network 25 as electrical operating values 3 in the form of a first partial current Ill of the first partial phase Lil of the first phases LI for the first current II in the first phase LI, in the form of a first partial current I12 of the first partial phase L12 of the second phases L2 for the second current I2 in the second phase L2 and in the form of a first partial current I13 of the first partial phase L13 of the third phases L3 for the third current I3 in the third phase L3.
[0063] These partial currents 111, 112, 113 measured as first electrical operating values 6 in the partial phases L11, L12, L13 at the first power semiconductor module 17 are recorded in a current detection device 16 as electrical operating values 3—here as analog values—and converted into digitized data streams 2 by means of a sigma-delta conversion 32. Each of these partial currents 111, 112, 113 measured as first electrical operating values 6 is converted into first digitized data streams 5.
[0064] Also by means of shunt resistors 24 used as an example, in the operating case on the further power semiconductor module 19 in the second partial phases L21, L22, L23 of the phases L1, L2, L3 of the electrical network 25, further electrical operating values 8 are measured as electrical operating values 3 in the form of a second partial current 121 of the second partial phase L21 of the first phases LI for the first current II in the first phase LI, in the form of a second partial current 122 of the second partial phase L22 of the second phases L2 for the second current I2 in the second phase L2 and in the form of a second partial current 123 of the second partial phase L23 of the third phases L3 for the third current I3 in the third phase L3.
[0065] These partial currents 121, 122, 123, measured as further electrical operating values 6 in the partial phases L21, L22, L23 on the further power semiconductor module 19, are recorded in a current detection device 16 as electrical operating values 3—here as analog values—and converted into digitized data streams 2 by means of a sigma-delta conversion 32. Each of these partial currents 121, 122, 123, measured as further electrical operating values 8, is converted into further digitized data streams 7.
[0066] Both the first electrical operating values 6 as first digitized data streams 5 for the first partial streams 111, 112, 113 of the first partial phases L11, L12, L13 of the phases L1, L2, L3 of the electrical network 25, as well as the further electrical operating values 8 as further digitized data streams 7 for the second partial streams 121, 122, 123 of the second partial phases L21, L22, L23 of the phases L1, L2, L3 of the electrical network 25, are each fed as digitized operating values 23 to the digital serialization unit 9, which carries out the serialization 13 from first and further digitized data streams 5, 7 by means of the serialization method 1 and generates a serialized digital data stream 11.
[0067] This serialized digital data stream 11 as digitized data stream 2 contains, in addition to the digitized operating values 23 of the individual partial currents 111, 112, 113, 121, 122, 123 of the respective partial phases L11, L12, L13, L21, L22, L23 of the phases L1, L2, L3 of the electrical network 25, also operating value sums 34 of the currents 11, 12, 13 in the phases L1, L2, L3, which are composed of the individual partial currents 111, 112, 113, 121, 122, 123 for the respective currents 11, 12, 13.
[0068] For example, the first current II in the first phase LI of the electrical network 25 is composed as an operating value sum 34 of the first electrical operating value 6 of the first digital data stream 5 in the form of the first partial current III of the first current II in the first partial phase L1 of the first phase LI summed with the further electrical operating value 8 of the further digital data stream 7 in the form of the second partial current I21 of the first current II in the second partial phase L21 of the first phase LI.
[0069] This procedure is carried out for all electrical operating values 3 or their digitized data streams 2 in connection with the generation of the serialized digital data stream 11 and the operating value sums 34 contained therein, starting from the partial currents 111, 112, 113, 121, 122, 123 in the partial phases L11, L12, L13, L21, L22, L23 for the currents I1, L2, I3 of the phases L1, L2, L3 of the electrical network 25.
[0070] The serialized digital data stream 11 as digitized data stream 2 with the digitized operating values 23 and the operating value sum 34 is transmitted to an evaluation unit 20.
[0071] This evaluation unit 20 extracts the actual current values required for a processor unit 21 in the exemplary embodiment from the serialized digital data stream 11 from the partial currents 111, 112, 113, 121, 122, 123 of the partial phases
[0072] Lil, L21, L13, L21, L22, L23 or the currents I1,12,13 of the phases L1,L2,L3 of the electrical network 25 and prepares these actual current values as control values 35 for the processor unit 21 in such a way that, for example, by means of a current control, corresponding control signals 22 for the respective power semiconductor switches 28,29 of the power semiconductor modules 17,19 of the electrical converter 4 can be generated.
[0073] A schematic block diagram of the digitized serialization method 1 according to the invention according to FIG. 1 is shown in FIG. 2.
[0074] Following on from the explanations for carrying out the serialization method 1 according to FIG. 1, the serialization method 1 is shown in more detail in FIG. 2 based on the exemplary consideration of the first sub-phase III of the first phase of the electrical network and the second sub-phase L21 of the first phase of the electrical network, which are connected to the corresponding power semiconductor modules 17, 19 on the output side of the power semiconductor modules 17, 19 - as shown in FIG. 1 -, the electrical network 25 according to FIG. 1 having, in addition to the first phase LI, further phases L2, L3 and the further phases L2, L3 are formed from the respective further sub-phases L12, L13, L21, L22.
[0075] By means of the shunt resistor 24 and the current detection device 16 for the first partial phase Li l of the first phase of the electrical network, the first partial current I ll of the first current of the first phase is measured as the electrical operating value 3 in the first partial phase Li l, wherein the first partial current I ll represents the first electrical operating value 6.
[0076] The sigma-delta conversion 32 generates from the first electrical operating value 6 - here an analog current value - a digitized operating value 23 - here a digital 1-bit current value - as a digitized data stream 2, designed in the form of the first digital data stream 5 with a clock frequency 10.
[0077] By means of the shunt resistor 24 and the current detection device 16 for the second partial phase L21 of the first phase of the electrical network, the second partial current 121 of the first current of the first phase is measured as the electrical operating value 3 in the second partial phase L21, wherein the second partial current 121 represents the further electrical operating value 8.
[0078] The sigma-delta conversion 32 generates from the further electrical operating value 8 - here an analog current value - a digitized operating value 23 - here a digital 1-bit current value - as a digitized data stream 2, designed in the form of the further digital data stream 7 with a clock frequency 10.
[0079] The first digital data stream 5, which contains the first electrical operating value 6 - the first partial current I 11 of the first current of the first phase -, and the further digital data stream 7, which contains the further electrical operating value 8 - the second partial current I21 of the first current of the first phase - are transmitted to the digital serialization unit 9, which carries out the serialization 13 of both digital data streams 5, 7 by the serialization method 1.
[0080] The serialization unit 9 generates the serialized digital data stream 11 as a digitized data stream 2 by means of a temporal offset 14 of the respective clock frequencies 10 of the digital data streams 5, 7 or by means of a simultaneous execution 15 of the respective clock frequencies 10 of the digital data streams 5, 7. Ideally, the respective clock frequencies 10 of the digital data streams 5, 7 are the same.
[0081] The serialized digital data stream 11 has a clock frequency 12 increased by the number of clock frequencies 10 of the first and one further digital data stream 5, 7.
[0082] Furthermore, the serialized digital data stream 11 includes, in addition to the first digital data stream 5, which represents the first electrical operating value 6, and the further digital data stream 7, which represents the further electrical operating value 8, the operating value sum 34 of both electrical operating values 6, 8.
[0083] In the example, the operating value sum 34 is therefore the first current in the first phase of the electrical network, which is formed from the sum of the first partial current I ll of the first current of the first phase and the second partial current I21 of the first current of the first phase.
[0084] The evaluation unit 20 takes from the serialized digital data stream 11 with the increased clock frequency for the processor unit 21 in the exemplary embodiment the correspondingly required actual current values from the partial current I 11 of the partial phase L11 as the first electrical operating value 6, from the partial current I21 of the partial phase L21 as the further electrical operating value 8 and in particular the first current of the first phases of the electrical network from the operating value sum 34, formed by the sum of the first electrical operating value 6 and the further electrical operating value 8. These electrical operating values 6, 8 and the operating value sum 34 are processed as control values 35 in the form of actual current values for the processor unit 21 in such a way that, for example by means of a current control, corresponding control signals 22 for the respective power semiconductor switches 28, 29 of the power semiconductor modules 17, 19 of the electrical converter can be generated.
[0085] The serialization process is not only limited to current values as electrical operating values, but can also relate to other operating values which have an influence on the operating behavior or on electrical quantities of electrical devices, in particular caused here by the parallel connection of electronic components, such as the power semiconductor modules 17, 19 of the electrical converter 4 shown in FIG. 1 and the power semiconductor modules 17, 19 in FIG. 2.
[0086] Detection and further processing of such a further operating value can, for example, relate to a temperature at the power semiconductor modules 17, 19.
[0087] FIG. 3 shows a first schematic diagram of the serialization method 1 according to FIG. 1 or FIG. 2 with a first execution of time sequences in the form of a time-shifted execution 14 of clock frequencies 10, 30, 31 of the digital data streams 2, 5, 7 for their serialization 13 as a serialized digital data stream 2, 11.
[0088] In a first diagram part of the schematic diagram representation of the serialization method 1 according to FIG 3, the first digital data stream 5 is shown as a digitized data stream 2, wherein the first digital data stream 5 represents the first electrical operating value 6 - in the embodiment of FIG 1 or FIG 2, for example, the first partial current I 11 in the first partial phase Li 1 for the first current II of the first phase LI of the electrical network 25 - as a digitized operating value 23.
[0089] The first digital data stream 5 has a first clock frequency 30 as clock frequency 10.
[0090] In a further diagram part of the schematic diagram representation of the serialization method 1 according to FIG 3, the further digital data stream 7 is shown as a digitized data stream 2, wherein the further digital data stream 7 represents the further electrical operating value 8 - in the embodiment of FIG 1 or FIG 2 the second partial current 121 in the second partial phase L21 for the first current II of the first phase LI of the electrical network 25 - as a digitized operating value 23.
[0091] The further digital data stream 7 has a further clock frequency 31 as clock frequency 10.
[0092] The clock frequencies 10 of the first clock frequency 30 and the further clock frequency 31 are the same in the exemplary embodiment in FIG. 3 and form a temporally offset embodiment 14, so that the first clock frequency 30 as a 1-bit data stream has a high signal when the further clock frequency 31 as a 1-bit data stream has a low signal, or the first clock frequency 30 has a low signal when the further clock frequency 31 has a high signal.
[0093] In a further diagram part of the schematic diagram representation of the serialization method 1 according to FIG 3, the serialized digital data stream 11 generated by means of the serialization 13 of the digital data streams 5, 7 is shown as digital data stream 2, wherein the serialized digital data stream 11 represents the operating value sum 34 - in the embodiment of FIG 1 or FIG 2 the first current II in the first phase LI of the electrical network 25 as the sum of the first partial current I 11 in the first partial phase LI and the second partial current I21 in the second partial phase LI1 - as digitized operating value 23.
[0094] The serialized digital data stream 11 has a clock frequency 12 that is increased compared to the clock frequencies 10 of the first clock frequency 30 of the first digital data stream 5 and the further clock frequency 31 of the further digital data stream 7—in this case, a double clock frequency as the increased clock frequency 12. The number of the two clock frequencies 10 of the first and the at least one further digital data stream 5, 7 here results in the doubling of the increased clock frequency 12 for the serialized digital data stream.
[0095] A data transition of the first digital data stream 5 with the first electrical operating value 6 and the further digital data stream 7 with the further electrical operating value 8 to the serialized digital data stream 11 takes place during the serialization 13 by means of data transfer Dl . 1 , Dl . 2 , D2 . 1 , D2 . 2 .
[0096] For this purpose, during a first data transfer Dl. 1, the first digital data stream 5 for the first electrical operating value 6 - for example, according to FIG. 1, the first partial current Ill of the first partial phase Lil of the first phase LI of the electrical network 25 for the first current II in the first phase LI - is usually read out during a high signal of the first clock frequency 30 and taken over by the serialized digital data stream 11, usually during the high signal of the increased clock frequency 12.
[0097] With the subsequent time-shifted execution 14 of the further clock frequency 31 compared to the first clock frequency 30, during a further data transfer D2.1 the further digital data stream 7 for the further electrical operating value 8 - for example according to FIG. 1 the second partial stream 121 of the second partial phase L21 of the first phase LI of the electrical network 25 for the first current II in the first phase LI - is usually read out during a high signal of the further clock frequency 31 and taken over by the serialized digital data stream 11, usually during the high signal of the increased clock frequency 12.
[0098] With the subsequent time-shifted execution 14 of the first clock frequency 30 with respect to the further clock frequency 31, in a further data transfer Dl. 2 the first digital data stream 5 for the first electrical operating value 6 - for example, according to FIG. 1, the first partial current Ill of the first partial phase Lil of the first phase LI of the electrical network 25 for the first current II in the first phase LI - is read out, usually during a high signal of the first clock frequency 30, and taken over by the serialized digital data stream 11, usually during the high signal of the increased clock frequency 12.
[0099] With the subsequent time-shifted execution 14 of the further clock frequency 31 compared to the first clock frequency 30, during a further data transfer D2.2 the further digital data stream 7 for the further electrical operating value 8 - for example, according to FIG. 1, the second partial stream 121 of the second partial phase L21 of the first phase LI of the electrical network 25 for the first current II in the first phase LI - is read out, usually during a high signal of the further clock frequency 31, and taken over by the serialized digital data stream 11, usually during the high signal of the increased clock frequency 12.
[0100] By way of example, the data transfers Dl. 1, Dl. 2, D2. 1, D2. 2 are provided in sections with blocking notes 33, in which, in particular in the event of an edge change in the clock frequencies 10 of the first clock frequency 30 of the first digital data stream 5 or the further clock frequency 31 of the further digital data stream 7 as well as the increased clock frequency 12 of the serialized digital data stream 11, unstable states can arise during the data transfers Dl. 1, Dl. 2, D2. 1, D2. 2 and the data transfers Dl. 1, Dl. 2, D2. 1, D2. 2 are therefore not carried out during the blocking notes 33. With the serialization method 1 shown in the embodiment of FIG 3 in conjunction withthe parallel connection of the first with the further power semiconductor module 17,19 according to FIG 1, the recording and serialization 13 of electrical operating values 3 of the partial currents 112,122 in the partial phases L12,22 of the second phase L2 of the electrical network 25 - and their transfer into the serialized digital data stream 11 with the operating value sum 34 of the second current 12 - as well as of electrical operating values 3 of the partial currents 113,123 in the partial phases L13,23 of the third phase L3 of the electrical network 25 - and their transfer into the serialized digital data stream 11 with the operating value sum 34 of the third current 13 - to be carried out analogously.
[0101] Also, analogous to the embodiment according to FIG 3 in conjunction with FIG 1, in addition to the parallel connection of the first and the further power semiconductor module 17, 19, for example by an additional parallel connection of further power semiconductor modules, further electrical operating values can be recorded and serialized in the serialized digital data stream 11.
[0102] FIG. 4 shows a further schematic diagram of the serialization method 1 according to FIG. 1 and FIG. 2 based on a simultaneous execution 15 of clock frequencies 10, 30, 31 of the digital data streams 2, 5, 7 with their serialization 13 to the serialized digital data stream 2, 11.
[0103] In a first diagram part of the schematic diagram representation of the serialization method 1 according to FIG 4, the first digital data stream 5 is shown as a digitized data stream 2, wherein the first digital data stream 5 represents the first electrical operating value 6 - in the embodiment of FIG 1 or FIG 2, for example, the first partial current III in the first partial phase LI for the first current II of the first phase LI of the electrical network 25 - as a digitized operating value 23. The first digital data stream 5 has a first clock frequency 30 as the clock frequency 10.
[0104] In a further diagram part of the schematic diagram representation of the serialization method 1 according to FIG 4, the further digital data stream 7 is shown as a digitized data stream 2, wherein the further digital data stream 7 represents the further electrical operating value 8 - in the embodiment of FIG 1 or FIG 2 the second partial current 121 in the second partial phase L21 for the first current II of the first phase LI of the electrical network 25 - as a digitized operating value 23.
[0105] The further digital data stream 7 has a further clock frequency 31 as clock frequency 10.
[0106] The clock frequencies 10 of the first clock frequency 30 and the further clock frequency 31 are the same in the embodiment of FIG 4 and together form a simultaneous execution 15, so that the first clock frequency 30 and the further clock frequency 31 each have a high signal and a low signal as a 1-bit data stream at the same time.
[0107] In a further diagram part of the schematic diagram representation of the serialization method 1, the serialized digital data stream 11 generated by means of the serialization 13 of the digital data streams 5, 7 is shown as a digital data stream 2, wherein the serialized digital data stream 11 represents the operating value sum 34 - in the embodiment of FIG. 1 the first current II in the first phase LI of the electrical network 25 as the sum of the first partial current I 11 in the first partial phase LI and the second partial current I21 in the second partial phase LI1 - as a digitized operating value 23.
[0108] The serialized digital data stream 11 has a clock frequency 12 that is increased compared to the clock frequencies 10 of the first clock frequency 30 of the first digital data stream 5 and the further clock frequency 31 of the further digital data stream 7—in this case, a double clock frequency as the increased clock frequency 12. The number of the two clock frequencies 10 of the first and the at least one further digital data stream 5, 7 here results in the doubling of the increased clock frequency 12 for the serialized digital data stream.
[0109] A data transition of the first digital data stream 5 with the first electrical operating value 6 and the further digital data stream 7 with the further electrical operating value 8 takes place during the serialization 13 by means of data transfer Dl . 1 , Dl . 2 , D2 . 1 , D2 . 2 .
[0110] For this purpose, during a first data transfer Dl. 1, the first digital data stream 5 with the first electrical operating value 6 - for example, according to FIG. 1, the first partial current Ill of the first partial phase Lil of the first phase LI of the electrical network 25 for the first current II in the first phase LI - is usually read out during a high signal of the first clock frequency 30 and taken over by the serialized digital data stream 11, usually during the high signal of the increased clock frequency 12.
[0111] Due to the simultaneous execution 15 of the further clock frequency 31 and the first clock frequency 30, in a further data transfer D2.1 the further digital data stream 7 with the further electrical operating value 8 - for example, according to FIG. 1 the second partial stream 121 of the second partial phase L21 of the first phase L1 of the electrical network 25 for the first current II in the first phase L1 - is usually read out during a high signal of the further clock frequency 31 and taken over by the serialized digital data stream 11 of the further data transfer D2.1, usually during the high signal of the increased clock frequency 12 and at least one clock period of the increased clock frequency 12 after the first digital data stream 5 with the first electrical operating value 6 has been taken over by the serialized digital data stream 11 of the previous first data transfer D1.1.
[0112] With the subsequent simultaneous execution 15 of the first clock frequency 30 and the further clock frequency 31, in a further data transfer Dl. 2, the first digital data stream 5 with the first electrical operating value 6 - for example, according to FIG. 1, again the first partial current Ill of the first partial phase Lil of the first phase LI of the electrical network 25 for the first current II in the first phase LI - is read out, usually during a high signal of the first clock frequency 30, and taken over by the serialized digital data stream 11, usually during the high signal of the increased clock frequency 12.
[0113] With the subsequent simultaneous execution 15 of the further clock frequency 31 and the further clock frequency 30, in a further data transfer D2.2 the further digital data stream 7 with the further electrical operating value 8 - for example, according to FIG. 1, again the second partial stream 121 of the second partial phase L21 of the first phase LI of the electrical network 25 for the first current II in the first phase LI - is read out, usually during a high signal of the further clock frequency 31 and taken over by the serialized digital data stream 11 of the further data transfer D2.2, usually during the high signal of the increased clock frequency 12, at least one clock period after the first digital data stream 5 with the first electrical operating value 6 has been taken over by the serialized digital data stream 11 of the previous further data transfer D1.2.
[0114] By way of example, the data transfers Dl. 1, Dl. 2, D2. 1, D2. 2 are provided in sections with blocking notes 33, in which, in particular in the case of an edge change of the clock frequencies 10 of the first clock frequency 30 of the first digital data stream 5 or of the further clock frequency 31 of the further digital data stream 7 as well as the increased clock frequency 12 of the serialized digital data stream 11, unstable states can arise during the data transfers Dl. 1, Dl. 2, D2. 1, D2. 2 and the data transfers Dl. 1, Dl. 2, D2. 1, D2. 2 are therefore not carried out during the blocking notes 33.
[0115] With the serialization method 1 shown in the embodiment of FIG. 4, in conjunction with the parallel connection of the first with the further power semiconductor module 17, 19 according to FIG. 1, the recording and serialization 13 of electrical operating values 3 of the partial currents 112, 122 in the partial phases L12, 22 of the second phase L2 of the electrical network 25 - and their transfer into the serialized digital data stream 11 with the operating value sum 34 of the second current 12 - as well as of electrical operating values 3 of the partial currents 113, 123 in the partial phases L13, 23 of the third phase L3 of the electrical network 25 - and their transfer into the serialized digital data stream 11 with the operating value sum 34 of the third current 13 - is to be carried out analogously.
[0116] Also, analogous to the embodiment according to FIG 4 in conjunction with FIG 1, in addition to the parallel connection of the first and the further power semiconductor module 17, 19, for example by an additional parallel connection of further power semiconductor modules, further electrical operating values can be recorded and serialized in the serialized digital data stream 11.
Claims
Patent claims 1. Serialization method (1) for digitized data streams (2) of electrical operating values (3), in particular of an electrical converter (4), wherein - a first digital data stream (5) for a first electrical operating value (6) and at least one further digital data stream (7) for at least one further electrical operating value (8) are supplied to a digital serialization unit (9), - the first and the at least one further digital data stream (5, 7) each have a clock frequency (10), - a serialized digital data stream (11) is generated by means of a serialization (13) of the first and the at least one further digital data stream (5, 7) by the digital serialization unit (9), - by determining a number of clock frequencies (10) of the first and of the at least one further digital data stream (5, 7), a clock frequency (12) increased by the number of clock frequencies (10) is generated for the serialized digital data stream (11), and - the serialized digital data stream (11) with the electrical operating values (3, 6, 8) formed as digitized operating values (23) is output by the digital serialization unit (9).
2. Serialization method (1) according to claim 1, wherein the serialization (13) of the first and the at least one further digital data stream (5, 7) is carried out by means of a time-staggered execution (14) of the respective clock frequencies (10) of the first and the at least one further digital data stream (5, 7).
3. Serialization method (1) according to claim 1, wherein the serialization (13) of the first and the at least one further digital data stream (5, 7) is carried out by means of a simultaneous execution (15) of the respective clock frequencies (10) of the first and the at least one further digital data stream (5,7).
4. Serialization method (1) according to one of the preceding claims, wherein the serialized digital data stream (11) comprises, in addition to information about the electrical operating values (3) of the first and the at least one further electrical operating value (6, 8), further information about an operating value sum (34) from the first and the at least one further electrical operating value (6, 8).
5. Serialization method (1) according to one of the preceding claims, wherein the first digital data stream (5) and the at least one further digital data stream (7) have the same clock frequency as the respective clock frequency (10).
6. Serialization method (1) according to one of the preceding claims, wherein the first and the at least one further digital data stream (5, 7) are generated by means of a sigma-delta conversion (32) from analog values of the electrical operating values (3, 6, 8).
7. Serialization method (1) according to one of the preceding claims, wherein the electrical operating values (3, 6, 8) are designed as a current value or as an electrical value corresponding to a current value, in particular a voltage value.
8. Serialization method (1) according to claim 7, wherein the first electrical operating value (6) and the at least one further electrical operating value (8) are detected as current values by a current detection device (16), in particular by means of a shunt resistor (24) or a Hall sensor or a GMR sensor.
9. Serialization method (1) according to one of claims 7 or 8, wherein the first electrical operating value (6) is assigned as an electrical partial operating value to a first partial current (III) of a first power semiconductor module (17) of the electrical converter (4) for a first partial phase (Lil) of a first phase (LI) of an electrical network (25) and the at least one further electrical operating value (8) as a further electrical partial operating value corresponds to a second partial current (121) of a further power semiconductor module (19) of the electrical converter connected in parallel with the first power semiconductor module (17) on a DC voltage circuit (18) (4) for a second sub-phase (L21) corresponds to the first phase (LI) of the electrical network (25).
10. Serialization method (1) according to one of the preceding claims, wherein by means of an evaluation unit (19) from the serialized digital data stream (11) the digitized operating values (23) - which correlate with the electrical operating values (3, 6, 8) and / or their operating value sum (34) - are converted into control values (35) for a processor unit (21).
11. Serialization method (1) according to claim 10, wherein the control values (35) are transferred from the evaluation unit (20) to the processor unit (21), in particular for controlling the electrical converter (4).
12. Digital serialization unit (9) configured to execute the serialization method (1) according to one of claims 1 to 11.
13. Digital serialization unit (9) according to claim 12, comprising an evaluation unit (20) for evaluating the serialized digital data stream (11).
14. Electrical converter (4) with a digital serialization unit (9) according to claim 12 or 13, wherein the electrical converter (4) is part of a drive system (26) for operating an electric motor (27) on an electrical network (25) or as part of a power supply supply system for converting electrical energy in an electrical network system.