Display substrate and display device

JP2024538909A5Pending Publication Date: 2025-10-27BOE TECHNOLOGY GROUP CO LTD +1
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
JP2023577769
Authority / Receiving Office
JP · JP
Patent Type
Applications
Current Assignee / Owner
Priority Date
2021-10-20
Filing Date
2022-10-19
Publication Date
2025-10-27

AI Technical Summary

Technical Problem

Existing OLED display substrates face challenges in high contact resistance and interference between conductive structures, which affect signal transmission efficiency and durability.

Method used

The display substrate design includes a first insulating layer with recess structures and vias that expose side surfaces of conductive layers, allowing for increased contact area and reduced resistance through protrusions that connect conductive structures, thereby enhancing signal transmission and shielding from interference.

Benefits of technology

This configuration reduces contact resistance, increases signal transmission efficiency, and protects conductive structures from water vapor erosion while minimizing interference between signal lines, improving the overall performance and durability of the OLED display.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure 00000000_0000_ABST
    Figure 00000000_0000_ABST
Patent Text Reader

Abstract

A display substrate (20) and a display device (40) are provided. The display substrate (20) includes a base substrate (100) and a first insulating layer (301), a first conductive layer (201), a second insulating layer (302), and a second conductive layer (202) that are laminated in sequence. The first insulating layer (301) includes a first recessed structure (G1), the first conductive layer (201) includes a first conductive structure (21), the first conductive structure (21) includes a bottom surface (21a) close to the base substrate (100), a top surface (21b) away from the base substrate (100), and a first side surface (21c) located between the bottom surface (21a) and the top surface (21b), the second insulating layer (302) includes a first via (V1), the second conductive layer (202) includes a second conductive structure (22), an orthogonal projection of the first via (V1) on the base substrate (100) and an orthogonal projection of the first recessed structure (G1) on the base substrate (100) at least partially overlap, and the first via (V1) exposes at least a part of a first side surface (21c) of the first conductive structure (21), the second conductive structure (22) contacts at least a part of the first side surface (21c) of the first conductive structure (21), the first side surface (21c) of the first conductive structure (21) includes a protruding curved surface (21d), the second conductive structure (22) covers at least a part of the protruding curved surface (21d), the first conductive structure (21) includes a connection portion (21f) located in the first recessed structure (G1) and connected to the protruding curved surface (21d), and the protruding curved surface (21d) protrudes toward a center portion of the first recessed structure (G1) relative to the connection portion (21f) in a direction parallel to the plate surface of the base substrate (100). The display substrate (20) can effectively improve the display performance.
Need to check novelty before this filing date? Find Prior Art