Power supply device, power supply control method, and electrical system

By introducing a switching control module into the power supply equipment, the switching frequency is synchronized with the converter output current frequency, which solves the output ripple problem caused by changes in the charger switching frequency, improves charging efficiency, and reduces battery damage.

WO2026103637A1PCT designated stage Publication Date: 2026-05-21HUAWEI TECH CO LTD
View PDF 6 Cites 0 Cited by

Patent Information

Authority / Receiving Office
WO · WO
Patent Type
Applications
Current Assignee / Owner
HUAWEI TECH CO LTD
Filing Date
2025-11-07
Publication Date
2026-05-21

AI Technical Summary

Technical Problem

The switching frequency of the charger changes with the instantaneous voltage at the output port, resulting in large output ripple and affecting charging efficiency.

Method used

By introducing a switching control module into the power supply equipment, the on-time of the switching module is adjusted according to the signal at the output port and the output current frequency of the converter, thereby achieving synchronization between the switching frequency and the output current frequency of the converter and reducing the output ripple caused by the superposition of asynchronous frequencies.

Benefits of technology

It reduces output ripple, improves power supply efficiency, and reduces damage to the battery in the terminal device caused by voltage fluctuations.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN2025133590_21052026_PF_FP_ABST
    Figure CN2025133590_21052026_PF_FP_ABST
Patent Text Reader

Abstract

Provided in the present application are a power supply device, a power supply control method, and an electrical system. The power supply device comprises a converter, a switch module, a switch control module, and M output ports; the converter is connected to the switch module; the switch module is connected to the switch control module and the M output ports; the switch control module is connected to M-1 output ports. On the basis of output signals of the M-1 output ports and the frequency of an output current of the converter, the switch control module is configured to output a control signal to the switch module, the frequency of the output current of the converter being used to determine the frequency of the control signal, and the output signals of the M-1 output ports being used to adjust the turn-on time between the converter and any output port among the M output ports. On the basis of the control signal, the switch module is configured to control the connection between the converter and the M output ports. In this way, the switching frequency of the switch module can change with the frequency of the output current of the converter, thereby reducing output ripple and improving power supply efficiency.
Need to check novelty before this filing date? Find Prior Art

Description

A power supply device, a power control method, and a power consumption system

[0001] Cross-references to related applications

[0002] This application claims priority to Chinese Patent Application No. 202411616722.X, filed on November 12, 2024, entitled "A power supply device, power supply control method and power consumption system", the entire contents of which are incorporated herein by reference. Technical Field

[0003] This application relates to the field of power supply technology, and in particular to a power supply device, a power supply control method, and a power consumption system. Background Technology

[0004] With technological advancements, chargers, as power supply devices, have evolved from having one output port to having two. Chargers with two output ports can simultaneously charge two devices, making charging efficiency crucial. A typical charger includes an AC-DC (Alternating Current to Direct Current) converter, switch 1, and switch 2. The AC-DC converter connects to the charger's first output port via switch 1 and to the charger's second output port via switch 2. Controlling the conduction states of switches 1 and 2 is usually based on the relationship between the instantaneous voltages of the first and second output ports. Due to the instability of instantaneous voltages, the switching frequencies of switches 1 and 2 can vary significantly. Since lower switching frequencies generate larger output ripple, a large variation in switching frequencies can lead to substantial output ripple, thus reducing charging efficiency. Summary of the Invention

[0005] This application provides a power supply device, a power control method, and a power system for reducing output ripple and improving power supply efficiency.

[0006] In a first aspect, embodiments of this application provide a power supply device, which may include: a converter, a switching module, a switching control module, and M output ports, where M is an integer greater than 1; the converter is connected to the switching module, the switching module is also connected to the switching control module and the M output ports, and the switching control module is also connected to M-1 of the M output ports; the switching control module is used to: output control signals to the switching module based on the output signals of the M-1 output ports and the frequency of the converter's output current; the frequency of the converter's output current is used to determine the frequency of the control signals, and the output signals of the M-1 output ports are used to adjust the conduction time of the converter with any one of the M output ports; the switching module is used to: control the connection between the converter and the M output ports according to the control signals. Thus, the output signals of the M-1 output ports are used to adjust the conduction time of the converter with any one of the M output ports, thereby controlling the connection relationship between the converter and the M output ports and enabling the power supply device to output electrical energy to the terminal device. Since the switching module is controlled by the control signal, the switching frequency of the switching module is the same as the frequency of the control signal. Furthermore, since the frequency of the converter's output current is used to determine the frequency of the control signal, the frequency of the converter's output current is used to determine the switching frequency of the switching module. Compared to existing technologies where the switching frequency changes with the instantaneous changes in the output voltages of the M output ports, the switching frequency of the switching module can change with the frequency of the converter's output current. This not only improves the asynchrony between the switching frequency of the switching module and the frequency of the converter's output current, thus reducing output ripple caused by the superposition and mixing of asynchronous frequencies, but also reduces the range of switching frequency variation, thereby reducing output ripple caused by a large switching frequency variation range and a low switching frequency. Since a larger output ripple results in greater current and voltage fluctuations during power supply, reducing the output ripple can reduce current and voltage fluctuations during power supply, thereby improving power supply efficiency and reducing damage to the battery in the terminal equipment caused by large voltage fluctuations.

[0007] Optionally, the frequency of the control signal is 1 / n times the frequency of the converter's output current, where n is a positive number. This reduces the range of frequency variation of the switching module, thereby reducing output ripple.

[0008] Optionally, the converter includes: an output controller and an output switch, wherein the output controller is used to: control the output switch, and the converter outputs current when the output switch is turned on;

[0009] The input terminal of the switch control module is connected to the output controller. Specifically, the switch control module outputs a control signal based on the output signals from the M-1 output ports and the frequency at which the output controller controls the output switches. Thus, the frequency of the control signal can be determined based on the frequency at which the output controller controls the output switches, thereby synchronizing the switching frequency of the switch module with the frequency of the converter's output current.

[0010] Alternatively, the input terminal of the switch control module is connected to the output switch. Specifically, the switch control module outputs a control signal based on the output signals from the M-1 output ports and the switching frequency of the output switch. In this way, the frequency of the control signal can be determined based on the switching frequency of the output switch, thus achieving synchronization between the switching frequency of the switch module and the frequency of the converter's output current.

[0011] Optionally, the switching control module includes a driver and a signal generation unit. The signal generation unit is connected to M-1 output ports, the driver, and the converter, respectively. The driver is also connected to the switching module. The signal generation unit is used to output an indication signal based on the frequency of the converter's output current and the output signal of the connected output port. The driver is used to output a control signal to the switching module based on the indication signal. Thus, since the signal generation unit is connected to the converter, the frequency of the control signal can be synchronized with the frequency of the converter's output current, thereby achieving synchronization between the switching frequency and the converter's output current frequency. This not only eliminates the output ripple caused by the superposition and mixing of asynchronous frequencies but also effectively reduces the range of switching frequency variation in the switching module, thereby reducing output ripple and eliminating current and voltage fluctuations during power supply. This further improves power supply efficiency and reduces damage to the battery in the terminal equipment.

[0012] The layout of the signal generation unit includes the following:

[0013] The first type: The signal generation unit includes: a synchronization generator, M-1 comparators, and M-1 reference processors, with each of the M-1 comparators corresponding one-to-one with one of the M-1 reference processors; the first input terminal of each of the M-1 comparators is connected to the output terminal of the synchronization generator, the second input terminal of each comparator is connected to the output terminal of the corresponding reference processor, and the output terminal of each comparator is connected to the input terminal of the driver; the input terminal of each of the M-1 reference processors is connected to one of the output ports of the M-1, and different reference processors of the M-1 are connected to different output ports of the M-1; the input terminal of the synchronization generator is connected to the converter; the synchronization generator is used to generate a target signal, which is a ramp signal, based on the frequency of the converter's output current; each reference processor is used to output a reference signal based on the output signal of the connected output port; the output signal includes at least one of output voltage and output current; each comparator is used to output an indication signal based on the magnitude relationship between the reference signal and the ramp signal output by the corresponding reference processor. In this way, the switching module can be controlled according to the relationship between the reference signal and the ramp signal Vsw. Based on controlling the connection between the converter and the two output ports, the switching frequency of the switching module can be synchronized with the frequency of the converter's output current, thereby reducing output ripple.

[0014] Furthermore, the power supply device also includes a controller, which is connected to a synchronization generator and M output ports. The controller is used to: acquire the power supply power of the terminal device connected to each of the M output ports, and output the acquired power supply power to the synchronization generator; the synchronization generator is also used to: generate a ramp signal based on the acquired power supply power and the frequency of the converter's output current. In this way, when generating the ramp signal, the synchronization generator also considers the influence of the power supply power of each output port, so that when controlling the switching module based on such a ramp signal, the output power of each output port can be controlled more accurately, meeting the power requirements of each output port, thereby meeting the power requirements of different output ports under various conditions, meeting the needs of various application scenarios, and expanding the application range of the power supply device; and it can also prevent oscillations when switching output ports, reduce output ripple, and improve power supply efficiency.

[0015] Furthermore, each reference processor includes: a first current processor, a first voltage processor, and a first switch; the first switch is connected to the first current processor, the first voltage processor, and a corresponding comparator, respectively; the first current processor is also connected to a corresponding output port, and the first voltage processor is also connected to a corresponding output port; the first voltage processor is used to: determine a first reference signal based on the output voltage of the connected output port; the first current processor is used to: determine a second reference signal based on the output current of the connected output port; the first switch is used to: connect the first voltage processor and the corresponding comparator in response to voltage output demand; and connect the first current processor and the corresponding comparator in response to current output demand. Thus, the reference processor can have dual signal processing functions; under the action of the first switch, it can control the output current or output voltage, thereby meeting the requirements of various output scenarios and expanding the application range.

[0016] Of course, in this first approach, the reference processor can also have a single signal processing function, such as determining the reference signal based on the output voltage or the output current. The specific functions of the reference processor can be set according to actual needs, and no specific limitations are made here.

[0017] For example, the switching module includes M branches, each of which is connected to one of the M output ports. Each of the M branches includes multiple control switches connected in series. Each control switch includes a diode and a switching transistor connected in parallel. At least some of the diodes in the same branch have opposite conduction directions. The control terminal of the switching transistor is connected to a driver. Different reference processors output different reference signals. The driver is specifically used to output control signals according to the indication signals output by M-1 comparators. Each cycle of the control signal includes M first windows and at least one second window. The first window is used to control the switching transistors of one of the M branches to conduct. Different first windows in the same cycle control different branches. The M first windows are determined according to the magnitude relationship between the reference signals and the ramp signal output by the M-1 reference processors. The second window is located between two adjacent first windows and is used to control the switching transistors in the branches corresponding to the two adjacent first windows that are not directly connected to the converter to conduct. Since the indicator signal is output by the comparator based on the magnitude relationship between the reference signal and the ramp signal output by the corresponding reference processor, M-1 comparators will output M-1 indicator signals. These indicator signals can reflect the magnitude relationship between the reference signal and the ramp signal output by the M-1 reference processors. Therefore, the driver can divide any period of the ramp signal based on these indicator signals, thereby dividing the first window and the second window to control the switching transistors in each branch.

[0018] In this scenario, if we refer to the control switch directly connected to the converter in each branch as the first control switch and the control switch not directly connected to the converter in each branch as the second control switch, then within the second window, the driver will control the switching transistors in the second control switches in the corresponding branches of the two adjacent first windows to be turned on, and control the switching transistors in the first control switches in the corresponding branches of the two adjacent first windows to be turned off. Since the first control switch has a diode, by setting the conduction direction of the diode, during the switching time, electrical energy can be output to the corresponding output port through the diode in the relevant branch and the switching transistor in the second control switch, thereby realizing the switching from outputting electrical energy through one output port to outputting electrical energy through another output port.

[0019] When M is 2, the switching module includes a first branch and a second branch. The first branch and the second branch are respectively connected to two output ports one-to-one. Each of the first branch and the second branch includes multiple control switches connected in series. Each control switch includes a diode and a switching transistor connected in parallel. At least some of the diodes in the same branch have opposite conduction directions. The control terminal of the switching transistor is connected to the driver. The switching transistor in the first branch and the second branch that is directly connected to the converter is the first switching transistor, and the switching transistor in the first branch and the second branch that is not directly connected to the converter is the second switching transistor. The driver is specifically used to: take the indication signal as the first control signal for controlling the first switching transistor in the first branch; and output a second control signal for controlling the second switching transistor in the first branch, a third control signal for controlling the first switching transistor in the second branch, and a fourth control signal for controlling the second switching transistor in the second branch, according to the indication signal. Among them, in any period of the ramp signal, in the ramp signal During the time period when the ramp signal is less than the reference signal, the first control signal is used to turn on the first switch in the first branch, the second control signal is used to turn on the second switch in the first branch, the third control signal is used to turn off the first switch in the second branch, and the fourth control signal is used to turn off the second switch in the second branch. During the first preset time period starting from the moment the ramp signal equals the reference signal, the first control signal is used to turn off the first switch in the first branch, the second control signal is used to turn on the second switch in the first branch, the third control signal is used to turn off the first switch in the second branch, and the fourth control signal is used to turn on the second switch in the second branch. From the end of the first preset time period until the end of the cycle, the first control signal is used to turn off the first switch in the first branch, the second control signal is used to turn off the second switch in the first branch, the third control signal is used to turn on the first switch in the second branch, and the fourth control signal is used to turn on the second switch in the second branch. In this way, the switches in the two branches can be controlled, thereby enabling the output of electrical energy through the corresponding output ports.

[0020] If the time period during which both the first and second switching transistors in the first branch are turned on, and the time period during which both the first and second switching transistors in the second branch are turned on, are called the first window, then the time period between these two first windows is called the second window. The first cycle of the indicator signal includes two first windows and one second window. However, each cycle starting from the second cycle of the indicator signal includes two first windows and two second windows. One of the second windows is the first preset time period starting from the moment when the ramp signal equals the reference signal, and the other second window is a period of time starting from the beginning of the cycle. In this way, the switching between the two branches can be realized, thereby realizing the control of the output power of the output port.

[0021] The second type: The signal generation unit includes a synchronization generator and M-1 reference processors. The synchronization generator is connected to the converter and the driver respectively. The input terminal of each of the M-1 reference processors is connected to one of the M-1 output ports, and the output terminal of each reference processor is connected to the driver. Different reference processors among the M-1 reference processors are connected to different output ports among the M-1 output ports. The synchronization generator is used to generate a target signal, which is a square wave signal, based on the frequency of the converter's output current. Each reference processor is used to generate a reference signal based on the output signal of the connected output port. The indication signal includes a square wave signal and a reference signal. The output signal includes at least one of output voltage and output current. The driver is specifically used to output a control signal based on the square wave signal and the reference signal. In this way, the switching module can be controlled according to the reference signal and the square wave signal, thereby controlling the connection relationship between the converter and the two output ports, and also reducing output ripple and improving power supply efficiency.

[0022] Each reference processor includes a first current processor, a first voltage processor, and a first switch. The first switch is connected to the first current processor, the first voltage processor, and a driver, respectively. The first current processor is also connected to a corresponding output port, and the first voltage processor is also connected to a corresponding output port. The first voltage processor is used to determine a first reference signal based on the output voltage of the connected output port. The first current processor is used to determine a second reference signal based on the output current of the connected output port. The first switch is used to connect the first voltage processor and the driver in response to voltage output demand, and to connect the first current processor and the driver in response to current output demand. Thus, the reference processor can have dual signal processing functions. Under the action of the first switch, it can control the output current or output voltage, thereby meeting the requirements of various output scenarios and expanding the application range.

[0023] Of course, in this second approach, the reference processor can also have a single signal processing function, such as determining the reference signal based on the output voltage or the output current. The specific functions of the reference processor can be set according to actual needs, and no specific limitations are made here.

[0024] For example, the switching module includes M branches, each of which is connected to one of the M output ports. Each of the M branches includes multiple control switches connected in series. Each control switch includes a diode and a switching transistor connected in parallel. At least some of the diodes in the same branch have opposite conduction directions. The control terminal of the switching transistor is connected to a driver. The driver is specifically used to output a control signal based on a reference signal and a square wave signal output by M-1 reference processors. Each cycle of the control signal includes M first windows and at least one second window. The first window is used to control the switching transistors of one of the M branches to conduct. Different first windows in the same cycle control different branches. The reference signal is used to represent the conduction time. The M first windows are used to determine the conduction time and square wave signal based on the conduction time and square wave signal output by the M-1 reference processors. The second window is located between two adjacent first windows and is used to control the switching transistors in the branches corresponding to the two adjacent first windows to conduct that are not directly connected to the converter. Thus, based on M-1 conduction times, any period of the square wave signal can be divided, thereby dividing the first window and the second window, and realizing the control of the switching transistors in each branch.

[0025] Similar to the first method described above, in the second window, the switching transistors in the relevant branches that are directly connected to the converter are turned on, while the switching transistors that are not directly connected to the converter are turned off. In this way, electrical energy can be output to the corresponding output port through the diodes in the relevant branches and the switching transistors in the second control switch, thereby realizing the switching from outputting electrical energy through one output port to outputting electrical energy through another output port.

[0026] When M is 2, the switching module includes a first branch and a second branch. The first branch and the second branch are respectively connected to two output ports one-to-one. Each of the first branch and the second branch includes multiple control switches connected in series. Each control switch includes a diode and a switching transistor connected in parallel. At least some of the diodes in the same branch have opposite conduction directions. The control terminal of the switching transistor is connected to the driver. During any period of the square wave signal, the control signal is used to: control the switching transistors of the first branch to conduct and control the switching transistors of the second branch to deactivate when the square wave signal is in the conduction time period represented by the reference signal; control the switching transistors in the first branch and the second branch that are not directly connected to the converter to conduct and control the switching transistors in the first branch and the second branch that are directly connected to the converter to deactivate when the square wave signal is in the second preset time period period after the conduction time; control the switching transistors of the second branch to conduct and control the switching transistors of the first branch to deactivate when the square wave signal is in the period from the second preset time period to the end of the period. In this way, the switching transistors in the two branches can be controlled, thereby enabling the output of electrical energy through the corresponding output ports.

[0027] If we call the time period during which each switch in the first branch is turned on and the time period during which each switch in the second branch is turned on the first window, then the time period between these two first windows is the second window. The first cycle of the square wave signal includes two first windows and one second window. However, each cycle starting from the second cycle of the square wave signal includes two first windows and two second windows. One of the second windows is the second preset time period after the end of the turn-on time, and the other second window is a period of time after the start of the cycle. In this way, the switching between the two branches can be realized, thereby realizing the control of the output power of the output port.

[0028] In summary, the first method described above controls the switching module based on ramp signals and reference signals, while the second method controls the switching module based on square wave signals and reference signals. Regardless of the method, the frequency of the target signal generated by the synchronizing generator is synchronized with the frequency of the converter's output current. This reduces the output ripple caused by the superposition and mixing of asynchronous frequencies, and also reduces the range of switching frequency variation of the switching module. This further reduces the output ripple caused by a large range of switching frequency variation and a low switching frequency, thereby improving power supply efficiency and reducing damage to the battery in the terminal equipment caused by large voltage fluctuations.

[0029] Optionally, the switching module includes M branches, each corresponding to one of the M output ports. Each of the M branches includes multiple control switches connected in series. Among the multiple control switches in each branch, the control switch directly connected to the converter is the first control switch, and the control switch not directly connected to the converter is the second control switch. The first control switch includes a diode and a switching transistor connected in parallel. The anode of the diode is connected to the second control switch in its branch, and the cathode of the diode is used for input current. The control terminal of the switching transistor is connected to the converter. The converter is used to control the switching transistor in the first control switch of any branch to conduct in response to detecting current flowing through it. The second control switch is connected to a driver, which is specifically used to control the second control switch according to an indication signal. Thus, the conduction state of the switching transistor in the first control switch of a corresponding branch can be controlled based on whether current flows through it, thereby enabling the converter, such as the output controller within the converter, to control the conduction state of the switching transistor in the first control switch. When a converter includes both an output controller and an output switch, the output controller controls the on / off state of the output switch. Therefore, when the output switch in the converter is omitted, the output controller changes from controlling the output switch to controlling the switching transistor in the first control switch. Functionally, the switching transistor in the first control switch is similar to the output switch, thus enabling the power supply to operate normally. Furthermore, omitting the output switch in the converter reduces the number of switching transistors in the entire power supply, thereby helping to lower costs.

[0030] Optionally, the converter includes an output controller and an output switch. The output controller controls the output switch, and when the output switch is on, the converter outputs current. The input of a synchronization generator is connected to the output controller, and the synchronization generator is specifically used to generate a target signal based on the frequency at which the output switch is controlled by the output controller; or, the input of the synchronization generator is connected to the output switch, and the synchronization generator is specifically used to generate the target signal based on the switching frequency of the output switch. Since the frequency of the converter's output current depends on the switching frequency of the output switch and the frequency at which the output controller controls the output switch, generating the target signal based on either the frequency controlled by the output controller or the switching frequency of the output switch can synchronize the frequency of the converter's output current with the frequency of the target signal. This achieves synchronization between the frequency of the converter's output current and the switching frequency of the switching module, thereby reducing output ripple.

[0031] Optionally, the power supply device further includes: M sampling circuits and M port switches, with each of the M sampling circuits, M port switches, and M output ports corresponding one-to-one; each of the M sampling circuits is connected between the first terminal of the corresponding port switch and the switch module, the second terminal of each of the M port switches is connected to the corresponding output port, and the control terminal of each port switch is connected to the controller; a first current processor is connected to the sampling circuit of the corresponding output port; each sampling circuit is used to: collect the output current of the corresponding output port; the controller is used to control the M port switches. Thus, when the sampling circuit is connected to the reference processor, the reference processor can obtain the output current of the output port, enabling the reference processor to determine the reference signal based on the output current of the output port, thereby realizing the function of the reference processor. Furthermore, when the controller controls the port switches, it can control the port switch corresponding to the output port connected to the terminal device to be turned on; otherwise, it controls the port to be turned off. This allows power to be output to the terminal device through the port switches, thus powering the terminal device.

[0032] Optionally, one of the M-1 reference processors includes a first sampler and a second sampler, which are connected in series. The first sampler is connected to a corresponding output port, and the second sampler is connected to a first output port. The first output port is the output port among the M output ports that is not connected to the signal generation unit. Thus, when a power change at the first output port causes a voltage change, this voltage change can directly affect the reference processor, improving the response speed and allowing the reference processor to output a more accurate reference signal. This, in turn, enables more accurate control of the switching module, thereby reducing the output ripple at each output port.

[0033] Optionally, the power supply device further includes a feedback module connected to the converter. The feedback module is also connected to at least one of the M output ports, where the at least one output port includes a first output port. The feedback module is used to: output a feedback signal to the converter based on the output signal of the connected output port; the output signal includes at least one of output voltage and output current; the converter is used to: adjust the output current based on the feedback signal. Thus, voltage changes at at least one output port can affect the feedback module, and subsequently the converter. Therefore, voltage changes at the output port can affect both the converter's output and the conduction of the switching module. If the converter and the switching module are considered as a single-stage circuit, loop feedback between each stage of the circuit can be achieved, thereby achieving dynamic balance between the switching module and the converter. This further improves the synchronization effect between the switching frequency of the switching module and the frequency of the converter's output current, and further reduces the variation range of the switching frequency of the switching module, thereby further reducing output ripple.

[0034] Furthermore, the power supply equipment also includes an isolation device connected between the feedback module and the converter. This isolation device converts and transmits signals, achieving electrical isolation and improving the safety of the power supply equipment.

[0035] It is worth noting that when neither the switching control module nor the feedback module involves energy storage components, the control response speed of the switching control module is relatively fast. However, when there is an isolation device between the feedback module and the converter, and the feedback signal first acts on the converter and then on the output port, the presence of the isolation device and the converter leads to a slower response speed in the feedback loop formed by the feedback module and the isolation device, resulting in a slower overall response speed of the power supply. If the feedback module is connected not only to the first output port but also to other output ports, voltage changes at other output ports can directly affect the feedback module, thus influencing the converter's output current, without needing to pass through the switching control module and the first output port before reaching the feedback module. This shortens the path of voltage to the feedback module, thereby improving the response speed of the feedback loop and the overall response speed of the power supply.

[0036] For example, the feedback module includes: a second current processor, a second voltage processor, and a second switch; the second switch is connected to the second current processor, the second voltage processor, and the converter respectively; the second current processor is also connected to the output port connected to the feedback module, and the second voltage processor is also connected to the output port connected to the feedback module; the second voltage processor is used to: determine a first feedback signal based on the output voltage of the connected output port; the second current processor is used to: determine a second feedback signal based on the output current of the connected output port; the second switch is used to: connect the second voltage processor and the converter in response to voltage output demand; and connect the second current processor and the converter in response to current output demand. In other words, similar to a reference processor, the feedback module can also have dual signal processing functions. Under the action of the second switch, it can control the output current or output voltage, thereby meeting the requirements of various output scenarios and expanding the application range.

[0037] Optionally, the converter includes a flyback converter, a buckboost converter, or an asymmetric half-bridge converter. The principles by which different types of converters output current may differ, but regardless of the operating principle, the converter can output current.

[0038] Secondly, embodiments of this application also provide a power control method, which can be implemented using the power supply device described in the first aspect and any of the embodiments therein. The power control method may include: determining a control signal based on the output signals of M-1 output ports out of M output ports and the frequency of the converter's output current; the frequency of the converter's output current is used to determine the frequency of the control signal, and the output signals of the M-1 output ports are used to adjust the conduction time of the converter with any of the M output ports; controlling the connection between the converter and the M output ports according to the control signal; wherein the power supply device includes: a converter, a switching module, M output ports, and a switching control module, the switching module being connected to the converter, the M output ports, and the switching control module, the control signal being determined by the switching control module, and the switching control module being connected to the M-1 output ports. This can reduce output ripple, improve power supply efficiency, and also reduce damage to the battery in the terminal device caused by large voltage fluctuations.

[0039] Optionally, the control signal is determined based on the output signals of M-1 out of the M output ports and the frequency of the converter's output current. This includes: when the converter includes an output controller and an output switch, the output controller controls the output switch, and the converter outputs current, the control signal is determined based on the output signals of the M-1 output ports and the frequency at which the output controller controls the output switch. Since the frequency of the converter's output current depends on the frequency at which the output controller controls the output switch, determining the frequency of the control signal based on the frequency at which the output controller controls the output switch can reduce output ripple.

[0040] Alternatively, the control signal can be determined based on the output signals of M-1 out of the M output ports and the frequency of the converter's output current. This includes: when the converter includes an output controller and an output switch, the output controller controls the output switch; when the output switch is on and the converter outputs current, the control signal is determined based on the output signals of the M-1 output ports and the switching frequency of the output switch. Since the frequency of the converter's output current depends on the switching frequency of the output switch, determining the frequency of the control signal based on the switching frequency of the output switch can reduce output ripple.

[0041] Furthermore, based on the output signals of the M-1 output ports and the switching frequency of the output switches, control signals are determined, including: determining control signals based on at least one of a first signal and a second signal, and the output signals of the M-1 output ports; when the first terminal of the output switch is used to connect to the output terminal of the converter, the first signal is: the pulse signal input to the control terminal of the output switch; the second signal is: the pulse signal at the first terminal of the output switch. In this way, the target signal can be generated from the pulse signals at the first terminal of the output switch and the control terminal, thereby meeting the design needs of different application scenarios.

[0042] The first signal is a pulse signal obtained by removing interference signals from the signal input to the control terminal of the output switch; the second signal is a pulse signal obtained by removing interference signals from the signal at the first terminal of the output switch. This avoids interference signals and further reduces output ripple.

[0043] Optionally, determining the control signal based on the output signals of M-1 out of the M output ports and the frequency of the converter's output current includes: generating a target signal based on the frequency of the converter's output current; the target signal may include a ramp signal or a square wave signal; outputting a reference signal based on the output signals of the M-1 output ports; the output signal may include at least one of output voltage and output current; and determining the control signal based on the target signal and the reference signal. Of course, the target signal can be any type of signal besides a ramp signal or a square wave signal, as long as it can achieve its function, it is applicable in the embodiments of this application.

[0044] Furthermore, based on the frequency of the converter's output current, a target signal is generated, including: when the target signal is a ramp signal, acquiring the power supply power of the terminal device connected to each of the M output ports; and generating the ramp signal based on the acquired power supply power and the frequency of the converter's output current. This also considers the influence of the power supply power of each output port, allowing for more accurate control of the output power of each port, meeting the power requirements of each port, and thus satisfying the power requirements of different output ports under various conditions, meeting the needs of various application scenarios, and expanding the application range of the power supply equipment. Furthermore, it can prevent oscillations during output port switching, reduce output ripple, and improve power supply efficiency.

[0045] Optionally, any cycle of the control signal includes M first windows and at least one second window. The first window controls the conduction of each switch in one of the M branches. Different first windows within the same cycle control different branches. The M first windows are determined based on M-1 reference signals and a target signal. The second window is located between two adjacent first windows and controls the conduction of switches not directly connected to the converter in the branches corresponding to the two adjacent first windows. The switching module controls the connection between the converter and the M output ports according to the control signal. The switching module includes M branches, each corresponding to one of the M output ports. Each of the M branches includes multiple control switches connected in series. Each control switch includes a diode and a switch connected in parallel. At least some diodes in the same branch have opposite conduction directions. The control terminal of the switch is connected to the switching control module. Thus, the switches in each branch can be controlled using the reference signal and the target signal.

[0046] Optionally, the power control method further includes: in response to detecting current flowing through any branch, the converter controls the switching transistor in the first control switch of that branch to turn on; determining a control signal based on a target signal and a reference signal, including: controlling a second control switch based on the target signal and the reference signal; wherein, the switch module is used to control the connection between the converter and M output ports according to the control signal; the switch module includes M branches, each of the M branches being connected to one of the M output ports; each of the M branches includes multiple control switches connected in series; among the multiple control switches in each branch, the control switch directly connected to the converter is the first control switch, and among the multiple control switches in each branch, the control switch not directly connected to the converter is the second control switch; the first control switch includes: a diode and a switching transistor connected in parallel, the anode of the diode being connected to the second control switch in the branch, and the cathode of the diode being used for input current; the control terminal of the switching transistor being connected to the converter; and the second control switch being connected to the switch control module. In this way, the power supply can still operate normally even without the output switch in the converter, and the number of switching transistors in the entire power supply can be reduced, which helps to reduce costs.

[0047] It should be understood that since the principle of this power control method in solving the problem is similar to that of the aforementioned power supply equipment, the implementation and technical effects of this power control method can be found in the implementation and technical effects of the aforementioned power supply equipment, and the repetitions will not be repeated.

[0048] Thirdly, embodiments of this application also provide an electrical system, which may include: a terminal device and a power supply device as described in the first aspect and any of the embodiments described in the first aspect, wherein the power interface of the terminal device is used to connect to the output port of the power supply device.

[0049] It should be understood that since the principle of this power system in solving the problem is similar to that of the aforementioned power supply equipment, the implementation and technical effects of this power system can be found in the implementation and technical effects of the aforementioned power supply equipment, and the repetition will not be repeated. Attached Figure Description

[0050] Figure 1 is a schematic diagram of a charging system provided in an embodiment of this application;

[0051] Figure 2 is a schematic diagram of a power supply device provided in an embodiment of this application;

[0052] Figure 3 is a schematic diagram of another power supply device provided in an embodiment of this application;

[0053] Figure 4 is a schematic diagram of a power supply device including a buckboost converter according to an embodiment of this application;

[0054] Figure 5 is a schematic diagram of a power supply device including an asymmetric half-bridge converter according to an embodiment of this application;

[0055] Figure 6 is a schematic diagram of a ramp signal provided in an embodiment of this application;

[0056] Figure 7 is a schematic diagram of another ramp signal provided in an embodiment of this application;

[0057] Figure 8a is a schematic diagram of a reference processor provided in an embodiment of this application;

[0058] Figure 8b is a schematic diagram of another reference processor provided in an embodiment of this application;

[0059] Figure 9 is a schematic diagram of another reference processor provided in an embodiment of this application;

[0060] Figure 10 is a schematic diagram of another reference processor provided in an embodiment of this application;

[0061] Figure 11 is a timing diagram corresponding to Figure 3;

[0062] Figure 12 is a schematic diagram of the conduction state of the switching transistor in the switching module provided in the embodiment of this application;

[0063] Figure 13 is another timing diagram corresponding to Figure 3;

[0064] Figure 14 is a structural schematic diagram of another power supply device provided in an embodiment of this application;

[0065] Figure 15 is a timing diagram corresponding to Figure 14;

[0066] Figure 16 is a structural schematic diagram of another power supply device provided in an embodiment of this application;

[0067] Figure 17 is a timing diagram corresponding to Figure 16;

[0068] Figure 18 is a structural schematic diagram of another power supply device provided in an embodiment of this application;

[0069] Figure 19 is the timing diagram when M is 3;

[0070] Figure 20 is a schematic diagram of the internal logic of the driver when M is 3;

[0071] Figure 21 is the timing diagram when M is 4;

[0072] Figure 22 is a schematic diagram of the internal logic of the driver when M is 4. Detailed Implementation

[0073] To make the objectives, technical solutions, and advantages of this application clearer, the application will now be described in further detail with reference to the accompanying drawings.

[0074] It should be noted that the same reference numerals in the accompanying drawings of this application denote the same or similar structures, and therefore repeated descriptions of them will be omitted. Terms expressing position and direction described in this application are illustrative based on the accompanying drawings, but may be modified as needed, and all such modifications are included within the scope of protection of this application. The accompanying drawings of this application are for illustrating relative positional relationships only and do not represent actual scale.

[0075] To facilitate understanding of the technical solutions provided in the embodiments of this application, the application scenarios will be explained first below.

[0076] The technical solutions provided in this application can be applied to power supply devices, which may include adapters and chargers, among other devices. An adapter is a device that converts the voltage and current supplied by a power source into voltage and current that meet the operating requirements of a terminal device. It is typically used to power terminal devices. The adapter can be used with various terminal devices that require power; the system formed by the adapter and the terminal device can be called a power consumption system. A charger is a device that converts the voltage and current supplied by a power source into voltage and current that meet the charging requirements of a terminal device. It is typically used to charge batteries or terminal devices. The charger can be an on-board charger in a vehicle or a charging device used with a terminal device. The system formed by the charger and the terminal device can be called a power consumption system or a charging system.

[0077] Taking a power supply device as an example of a charger that charges terminal devices, in the current consumer market, most terminal devices have the characteristic of energy storage, especially mobile terminal devices such as smartphones, tablets, and laptops. The energy storage function of terminal devices generally relies on the battery inside the terminal device. This battery can be a rechargeable battery (also known as a secondary battery). The battery can supply power to the terminal device when it is working, and it can also store electrical energy when the terminal device is charging.

[0078] Generally, terminal devices are equipped with a charger, which can charge the terminal device. As shown in Figure 1, the charging system mainly includes a terminal device 11 and a charger 12. During charging, the user can connect the input port of the charger 12 to a power supply 14, and the output port of the charger 12 is connected to the charging interface of the terminal device 11. The power supply 14 is commonly a household socket or power strip, which can output AC power. The charger 12 can convert the AC voltage output from the power supply 14 into DC power, and then input the DC power into the terminal device 11 through the data line 13. The terminal device 11 can then use the received DC power to charge its internal battery.

[0079] For example, the terminal device includes a charging interface and a terminal battery. The charging interface is used to connect to a charger to receive pulsating DC power provided by the charger; the charging interface is also connected to the terminal battery to provide the received pulsating DC power to the terminal battery, thereby charging the terminal battery. In this embodiment, the charging interface can be an interface in the terminal device that conforms to a charging protocol, such as a universal serial bus (USB) interface, a Type-C interface, etc., and is not specifically limited here.

[0080] With technological advancements, chargers have evolved from having one output port to having two. A charger with two output ports can simultaneously charge two terminal devices, making the charger's power supply efficiency crucial. A typical charger includes: an AC-DC converter, switch 1, switch 2, a driver, a comparator, and two operational amplifiers. The AC-DC converter is connected to the first output port via switch 1 and to the second output port via switch 2. The driver is connected to the comparator, the control terminal of switch 1, and the control terminal of switch 2. The first input terminal of the comparator is connected to one of the operational amplifiers, and the second input terminal is connected to the other operational amplifier. The two operational amplifiers are connected to the first and second output ports, respectively. One operational amplifier acquires the first voltage V1 from the first output port, performs certain calculations on V1 to obtain voltage data V11, and outputs it to the comparator. Similarly, the other operational amplifier acquires the second voltage V2 from the second output port, performs certain calculations on V2 to obtain voltage data V22, and outputs it to the comparator. The comparator compares voltage data V11 and voltage data V22 and sends an indication signal to the driver, causing the driver to control the conduction state of switches 1 and 2. Since voltage data V11 changes with the first voltage V1, and voltage data V22 changes with the second voltage V2, large fluctuations in the first voltage V1 and the second voltage V2 will cause large fluctuations in voltage data V11 and voltage data V22. This will result in a large range of variation in the switching frequencies of switches 1 and 2. Since lower switching frequencies produce larger output ripple, a large range of variation in switching frequencies may lead to large output ripple, thereby reducing power supply efficiency.

[0081] Based on this, embodiments of this application provide a power supply device for reducing output ripple and improving power supply efficiency. Exemplarily, the power supply device provided in this application embodiment may include: a converter, a switching module, a switching control module, and M output ports, where M is an integer greater than 1; the converter is connected to the switching module, the switching module is also connected to the switching control module and the M output ports, and the switching control module is also connected to M-1 of the M output ports; the switching control module is used to: output control signals to the switching module based on the output signals of the M-1 output ports and the frequency of the converter's output current; the frequency of the converter's output current is used to determine the frequency of the control signals, and the output signals of the M-1 output ports are used to adjust the conduction time of the converter with any one of the M output ports; the switching module is used to: control the connection between the converter and the M output ports according to the control signals. Thus, the output signals of the M-1 output ports are used to adjust the conduction time of the converter with any one of the M output ports, thereby controlling the connection relationship between the converter and the M output ports and enabling the power supply device to output electrical energy to the terminal device. Since the switching module is controlled by the control signal, the switching frequency of the switching module is the same as the frequency of the control signal. Furthermore, since the frequency of the converter's output current is used to determine the frequency of the control signal, the frequency of the converter's output current is used to determine the switching frequency of the switching module. Compared to existing technologies where the switching frequency changes with the instantaneous changes in the output voltages of the M output ports, the switching frequency of the switching module can change with the frequency of the converter's output current. This not only improves the asynchrony between the switching frequency of the switching module and the frequency of the converter's output current, thus reducing output ripple caused by the superposition and mixing of asynchronous frequencies, but also reduces the range of switching frequency variation, thereby reducing output ripple caused by a large switching frequency variation range and a low switching frequency. Since a larger output ripple results in greater current and voltage fluctuations during power supply, reducing the output ripple can reduce current and voltage fluctuations during power supply, thereby improving power supply efficiency and reducing damage to the battery in the terminal equipment caused by large voltage fluctuations.

[0082] The power supply device will be described in detail below with reference to specific embodiments.

[0083] Figure 2 exemplarily illustrates a structural schematic diagram of a power supply device provided in this application. Referring to Figure 2, the power supply device may include: a rectifier 10, a converter 20, a switching module 30, a switching control module 40, and two output ports. For ease of description, these two output ports are referred to as output port A1 and output port A2, respectively. The output port used to output a first voltage V1 is output port A1, and the output port used to output a second voltage V2 is output port A2. The converter 20 is connected to the rectifier 10 and the switching module 30, respectively. The switching module 30 is also connected to the switching control module 40 and the two output ports, respectively. The switching control module 40 is also connected to any one of the output ports. It is assumed that the switching control module 40 is connected to output port A2, and the following description will use this as an example. The rectifier 10 is also connected to an AC signal source, which can be any power source capable of providing AC signals. The whole consisting of the rectifier 10 and the converter 20 can be regarded as an AC-DC converter, thereby playing the role of AC to DC conversion.

[0084] 1. Rectifier 10 and converter 20.

[0085] For example, the rectifier 10 can adopt any structure common in the art, as long as it can achieve the rectification function, and is not specifically limited here. The converter 20 may include other types of converters such as a flyback converter (as shown in Figure 3), a buckboost converter (as shown in Figure 4), or an asymmetric half-bridge converter (as shown in Figure 5), and can be set according to actual needs, and is not specifically limited here.

[0086] As shown in Figure 3, the flyback converter includes a primary side and a secondary side. The primary side includes: a primary coil x1, a primary driver, a switch Qp, and a resistor R0. The secondary side includes: a secondary coil x2, a secondary driver, and a switch Qs. Switch Qs can act as the output switch of the flyback converter, and the secondary driver can act as the output controller. When switch Qp is turned on by the primary driver, the DC signal input from the input terminal Vin can be transmitted from the primary side to the secondary side. When switch Qs is turned on by the secondary driver, it can output the electrical energy received on the secondary side as current, thus enabling the flyback converter to output current. Switches Qs and Qp can both be P-type transistors or both be N-type transistors, or one can be a P-type transistor and the other an N-type transistor. The specific configuration can be determined according to actual needs and is not specifically limited here. It should be understood that the switching transistors Qp and Qs are not always on, but are on periodically. Therefore, the primary side will periodically transfer electrical energy to the secondary side, and the secondary side will periodically receive electrical energy. Of course, the control of the on-time of the switching transistors Qp and Qs can be set according to actual needs, and no specific limitation is made here.

[0087] As shown in Figure 4, the Buckboost converter includes: a Buckboost controller, switching transistors Q11, Q12, Q13, and Q14, and an inductor L0. The first terminal of switching transistor Q11 is used to input a DC signal. The second terminal of switching transistor Q11 is connected to the first terminal of inductor L0 and the first terminal of switching transistor Q12. The first terminal of switching transistor Q12 is also connected to the first terminal of inductor L0. The second terminal of switching transistor Q12 is connected to ground (GND). The first terminal of switching transistor Q13 is used to output current. The second terminal of switching transistor Q13 is connected to the second terminal of inductor L0 and the first terminal of switching transistor Q14. The second terminal of switching transistor Q14... One end is also connected to the second end of inductor L0, and the second end of switch Q14 is connected to ground GND. The control terminals of switches Q11, Q12, Q13, and Q14 are all connected to the Buckboost controller. Switch Q13 can act as the output switch of the Buckboost converter, and the Buckboost controller can act as the output controller of the Buckboost converter. Under the control of the Buckboost controller, switches Q11, Q12, Q13, and Q14 output current based on the DC signal input from the input terminal Vin. The types of switches Q11, Q12, Q13, and Q14 can be selected according to actual needs and are not specifically limited here. It should be understood that the conduction time of switches Q11, Q12, Q13, and Q14 can be set according to the working principle of the Buckboost converter and is not specifically limited here.

[0088] As shown in Figure 5, the asymmetric half-bridge converter includes a primary side and a secondary side. The primary side includes a primary driver, switching transistors Qp1 and Qp2, a primary coil x1, and a primary capacitor c1. The secondary side includes a secondary coil x2, a secondary driver, and a switching transistor Qs. Switch Qs can be used as the output switch of the asymmetric half-bridge converter, and the secondary driver can be used as the output controller. Under the control of the primary driver, switching transistors Qp1 and Qp2 transmit the DC signal input from the input terminal Vin from the primary side to the secondary side. Under the control of the secondary driver, switching transistor Qs outputs the electrical energy received on the secondary side as current, thus enabling the asymmetric half-bridge converter to output current. Switches Qs, Qp1, and Qp2 can all be P-type transistors, all be N-type transistors, or some can be P-type transistors and others N-type transistors. The specific configuration can be determined according to actual needs and is not specifically limited here. It should be understood that the conduction times of switching transistors Qp1, Qp2, and Qs can be set according to the working principle of the asymmetric half-bridge converter, and no specific limitation is made here.

[0089] Of course, the principles by which different types of converters 20 output current may differ, but regardless of the working principle, converters 20 can output current.

[0090] II. Switch Module 30.

[0091] Referring to Figure 3, the switch module 30 includes two branches, one of which is connected to the output port A1 and the other is connected to the output port A2, so that the two branches are connected to the two output ports in a one-to-one correspondence. That is to say, the number of branches included in the switch module 30 is the same as the number of output ports included in the power supply device, so that each output port can be connected to the converter 20 through the corresponding branch.

[0092] Each branch can include multiple control switches k0 connected in series. Control switches k0 include diodes and switching transistors connected in parallel. As shown in Figure 3, Q1L, Q1R, Q2L, and Q2R represent switching transistors, and D1L, D1R, D2L, and D2R represent diodes. The control terminals of each switching transistor are connected to a driver (described later) in the switch control module 40, allowing the driver to control the conduction and disconnection of each switching transistor. At least some diodes in the same branch have opposite conduction directions. For example, the anode of diode D1L is connected to the cathode of diode D1R, the cathode of diode D1L is connected to the converter, and the cathode of diode D1R is connected to output port A1; the anode of diode D2L is connected to the cathode of diode D2R, the cathode of diode D2L is connected to the converter, and the cathode of diode D2R is connected to output port A2. This avoids direct connection between two branches, ensuring normal power output and preventing current backflow.

[0093] It is worth noting that the number of control switches k0 in each branch needs to be greater than one. If each branch includes only one control switch k0, two branches may be directly connected, causing the power from output port A1 to flow back to output port A2 through the two directly connected branches, resulting in abnormal power output. Therefore, the number of control switches k0 in each branch should be greater than one to avoid power backflow and ensure normal power output.

[0094] It should be understood that the number of control switches k0 in each branch can be two, three, or more, depending on actual needs, and is not specifically limited here. For example, the more control switches k0 in each branch, the higher the manufacturing cost of the power supply equipment, the more complex the control process, and the greater the losses. Therefore, to reduce manufacturing costs, simplify the control process, and reduce losses, the number of control switches k0 in each branch can be reduced. To avoid making the attached diagrams too complex, Figure 3 illustrates an example with two control switches k0 in each branch.

[0095] It should be understood that the switching transistors in the switching module 30 can be N-type transistors or P-type transistors. All the switching transistors in the switching module 30 can be N-type transistors, or all can be P-type transistors, or some of the switching transistors can be N-type transistors and the other part can be P-type transistors. The specific settings can be made according to actual needs, and no specific limitation is made here.

[0096] III. Switch control module 40.

[0097] Referring to Figure 3, the switch control module 40 includes a driver and a signal generation unit 41. The signal generation unit 41 is connected to the output port A2 (for outputting the second voltage V2), the driver, and the converter 20. The driver is also connected to the switch module 30. The connection relationship between the driver and the switch module 30 is not shown in Figure 3. The signal generation unit 41 is used to output an indication signal to the driver based on the frequency of the output current of the converter 20 (hereinafter referred to as frequency A) and the second voltage V2 output from the connected output port A2. The driver is used to output a control signal to the switch module 30 based on the indication signal. Thus, since the signal generation unit 41 is connected to the converter 20, the frequency of the control signal can be synchronized with frequency A, thereby achieving synchronization of the switching frequency with frequency A. This not only eliminates the output ripple caused by the superposition and mixing of asynchronous frequencies, but also effectively reduces the range of switching frequency variation of the switch module 30, thereby reducing output ripple. This further eliminates current and voltage fluctuations during power supply, thereby further improving power supply efficiency and reducing damage to the battery in the terminal device.

[0098] Of course, the signal generation unit 41 may not be connected to the converter 20 (not shown in the figure). In this case, a fixed frequency can be pre-configured in the signal generation unit 41. This fixed frequency can be a frequency related to frequency A obtained through other means, such as testing. In this way, even if the signal generation unit 41 is not connected to the converter 20, it can still generate an indication signal related to frequency A. This can also improve the asynchrony between the switching frequency of the switching module 30 and the frequency of the converter output current to a certain extent, reduce the variation range of the switching frequency, and thus reduce the output ripple to a certain extent. In the embodiments of this application, the signal generation unit 41 is connected to the converter 20 as an example for illustration.

[0099] As for the driver, it can be implemented using any device capable of performing driver functions, and no specific limitation is made here.

[0100] For the signal generation unit 41, the signal generation unit 41 may include: a synchronizing generator, a comparator D0, and a reference processor. The first input terminal of the comparator D0 is connected to the output terminal of the synchronizing generator, the second input terminal of the comparator D0 is connected to the output terminal of the reference processor, and the output terminal of the comparator D0 is connected to the input terminal of the driver. The input terminal of the reference processor is connected to the output port A2. The input terminal of the synchronizing generator is connected to the converter 20. The reference processor is used to: determine the reference signal Vp based on the output signal of the connected output port A2. The output signal includes at least one of output voltage and output current. The synchronizing generator is used to: generate a ramp signal Vsw based on the frequency A. The comparator D0 is used to: output an indication signal based on the magnitude relationship between the reference signal Vp and the ramp signal Vsw. In this way, the switching module 30 can be controlled according to the magnitude relationship between the reference signal Vp and the ramp signal Vsw. Based on controlling the connection relationship between the converter 20 and the two output ports, the switching frequency of the switching module 30 is synchronized with the frequency A, thereby reducing output ripple.

[0101] It should be understood that the reference signal Vp can be, but is not limited to, a voltage or other form of signal, as long as it can control the switching module 30. The specific implementation form of the reference signal Vp is not limited here. Furthermore, the frequency of the ramp signal Vsw can be 1 / n times the frequency A, meaning the frequency of the control signal is 1 / n times the frequency A, where n is a positive number. For example, n can take values ​​such as, but is not limited to, 0.5, 1, 2, 3, 4, or 5, or other decimals or integers. These will not be listed here individually. The value of n can be set according to actual needs and is not specifically limited here.

[0102] The following describes the structure of the signal generation unit 41.

[0103] 3.1 Synchronization Generator.

[0104] Taking a flyback converter as an example, as shown in Figure 3, the switching transistor Qs acts as the output switch, and the secondary driver acts as the output controller. In this case, the frequency of the first signal S1 output by the secondary driver to the control terminal of the switching transistor Qs is approximately the same as frequency A. When the end of the switching transistor Qs connected to the secondary coil is the first terminal, the frequency of the second signal S2 at the first terminal of the switching transistor Qs will also be approximately the same as frequency A. It should be understood that both the first signal S1 and the second signal S2 can be pulse signals. The frequency of the first signal S1 can be understood as the frequency at which the output controller controls the output switch, and both the first signal S1 and the second signal S2 can be understood as the switching frequency of the output switch.

[0105] Based on this, when the synchronization generator is connected to the converter 20, it can be configured as follows: The synchronization generator is connected to the secondary driver, as shown in Figure 3. The secondary driver can simultaneously and separately output a first signal S1 to the synchronization generator and the control terminal of the switching transistor Qs. The synchronization generator generates a ramp signal Vsw based on the first signal S1, thereby determining the frequency of the control signal output by the switching control module 40 based on the frequency of the first signal S1. Alternatively, the synchronization generator is connected to the control terminal of the switching transistor Qs (not shown), so that when the secondary driver outputs the first signal S1 to the control terminal of the switching transistor Qs, the first signal S1 is also transmitted to the synchronization generator. The synchronization generator generates a ramp signal Vsw based on the first signal S1, thereby determining the frequency of the control signal output by the switching control module 40 based on the frequency of the first signal S1. Alternatively, the synchronization generator is connected to the first terminal of the switching transistor Qs (not shown), and the synchronization generator generates a ramp signal Vsw based on the second signal S2, so that the synchronization generator can generate the ramp signal Vsw according to the switching frequency of the switching transistor Qs, thereby determining the frequency of the control signal output by the switching control module 40 based on the switching frequency of the switching transistor Qs. Thus, regardless of where the synchronizing generator is connected to the converter 20, the synchronizing generator can generate a ramp signal Vsw related to frequency A, thereby achieving synchronization between the ramp signal Vsw and the first signal S1 or the second signal S2.

[0106] In practice, due to various abnormal situations, such as, but not limited to, secondary-side backflow causing the primary side to turn on at zero voltage, interference signals may appear in the second signal S2 and the first signal S1, as shown in the dashed boxes in Figures 6 and 7. If a ramp signal Vsw is generated based on the second signal S2 containing the interference signal and the first signal S1 containing the interference signal, the frequency of the ramp signal Vsw may fluctuate abnormally. This may affect the switching frequency of the switching module 30 to some extent. Therefore, the interference signal in the first signal S1 can be removed to obtain the first corrected signal S1', and the interference signal in the second signal S2 can be removed to obtain the second corrected signal. Then, the ramp signal Vsw can be generated based on at least one of the first corrected signal S1' and the second corrected signal. This can avoid interference from the interference signal and further improve the stability of the switching frequency of the switching module 30. Taking the second signal S2 as an example, methods for removing interference signals can include: since the slope of the interference signal is generally less than the pulse slope of the second signal S2, the interference signal can be removed based on the slope; or, since the current flow direction of the interference signal is different from the current flow direction through the switch Qs, the interference signal can be removed based on the current flow direction; or, since the voltage of the interference signal is different from the voltage at the first terminal of the switch Qs, the interference signal can be removed based on the voltage. Of course, since abnormal situations do not always occur but only under special circumstances, even generating a ramp signal Vsw without removing the interference signal can reduce the output ripple to some extent.

[0107] For example, the power supply device may further include a controller, which is connected to a synchronization generator and two output ports respectively. The controller is used to: output the power supply power (P1, P2 as shown in Figure 3) of the terminal devices connected to each output port to the synchronization generator; at this time, the synchronization generator is also used to: generate a ramp signal Vsw based on the power supply power and frequency A of each output port. In this way, when generating the ramp signal Vsw, the synchronization generator also considers the influence of the power supply power of each output port, so that when controlling the switching module 30 based on such ramp signal Vsw, the output power of each output port can be controlled more accurately, meeting the power requirements of each output port, thereby meeting the power requirements of different output ports under various conditions, meeting the needs of various application scenarios, and expanding the application range of the power supply device; furthermore, it can also prevent oscillations when switching output ports, reduce output ripple, and improve power supply efficiency. It should be understood that when the power supply device is a charger, the power supply power can be understood as the charging power of the terminal device; when the power supply device is an adapter, the power supply power can be understood as the power consumption of the terminal device.

[0108] The specific process of generating the ramp signal Vsw based on the power supply and frequency A of each output port may include:

[0109] The ramp signal Vsw typically increases its voltage value from the initial value V0 to the maximum value Vmax within any given period, or decreases its voltage value from the maximum value Vmax back to the initial value V0. Therefore:

[0110] If the power supply P1 of output port A1 and the power supply P2 of output port A2 meet the modulation conditions, the modulation mode of the ramp signal Vsw is determined to be post-delay modulation. Post-delay modulation is defined as follows: in any period, the falling edge of the ramp signal Vsw is located at the end of the period, as shown in Figure 7. If the power supply P1 of output port A1 and the power supply P2 of output port A2 do not meet the modulation conditions, the modulation mode of the ramp signal Vsw is determined to be pre-delay modulation. Pre-delay modulation is defined as follows: in any period, the rising edge of the ramp signal Vsw is located at the beginning of the period, as shown in Figure 6.

[0111] In any given period, assuming that output port A2 is connected to converter 20 when the voltage of the ramp signal Vsw is at its initial value V0, and output port A1 is connected to converter 20 when the voltage of the ramp signal Vsw is at its maximum value Vmax, then the modulation conditions include: the power supply P2 of output port A2 is greater than the power supply P1 of output port A1, or the power supply P2 of output port A2 exceeds a preset value of the power supply P1 of output port A1. The preset value can be any value set according to actual needs and is not specifically limited here. Alternatively, in any given period, assuming that output port A1 is connected to converter 20 when the voltage of the ramp signal Vsw is at its initial value V0, and output port A2 is connected to converter 20 when the voltage of the ramp signal Vsw is at its maximum value Vmax, then the modulation conditions include: the power supply P1 of output port A1 is greater than the power supply P2 of output port A2, or the power supply P1 of output port A1 exceeds a preset value of the power supply P2 of output port A2.

[0112] In other words, taking the case where the output port A2 is connected to the converter 20 when the voltage of the ramp signal Vsw is at its initial value V0 in any given period, and the output port A1 is connected to the converter 20 when the voltage of the ramp signal Vsw is at its maximum value Vmax, if the modulation condition is met, it means that the power supply P2 of the output port A2 is relatively large. Therefore, post-delay modulation is selected, and in any given period, the voltage value of the ramp signal Vsw gradually increases from its initial value V0 to its maximum value Vmax. This way, the output port A2 will connect to the converter 20 first, and the large current output by the converter 20 will be output to the output port A2 first, thus meeting the power requirement of the output port A2. Conversely, if the modulation condition is not met, it means that the power supply P1 of the output port A1 may be relatively large. Therefore, pre-delay modulation is selected, and in any given period, the voltage value of the ramp signal Vsw gradually decreases from its maximum value Vmax to its initial value V0. This way, the output port A1 will connect to the converter 20 first, and the large current output by the converter 20 will be output to the output port A1 first, thus meeting the power requirement of the output port A1.

[0113] 3.2, Benchmark Processor.

[0114] For example, taking a power supply device as a charger, to satisfy the voltage charging process, the power supply device can control the voltage output through each output port. In this case, when the reference processor outputs a reference signal based on the output signal of the connected output port, the output signal is the output voltage. Alternatively, to satisfy the current charging process, the power supply device can control the current output through each output port. In this case, when the reference processor outputs a reference signal based on the output signal of the connected output port, the output signal is the output current. Thus, the reference processor can be understood as outputting a reference signal based on the output voltage or the output current. In this case, the reference processor can be considered to have a single signal processing function.

[0115] When the output signal is an output voltage, the implementation architecture of the reference processor includes the following:

[0116] The first method, as shown in Figure 8a, involves a reference processor that includes a processor and a first sampler. The first sampler is connected to an output port A2 for outputting a second voltage V2, a second reference terminal for providing a second reference signal Vref2, and the processor. The processor is also connected to a comparator D0. The first sampler is used to: acquire the second voltage V2 from the output port A2 and the second reference signal Vref2 provided by the second reference terminal; perform a difference operation on the second voltage V2 and the second reference signal Vref2; and output a first difference value. The processor is used to: output a reference signal based on the first difference value. The first difference value can be, but is not limited to, Vref2-V2 or k2×(V2-Vref2), or other specific forms. k2 is any constant set according to actual needs and is not specifically limited here. The first sampler can be implemented using any device capable of performing its function, and the processor can also be implemented using any device capable of performing its function. When determining the reference signal based on the first difference value, the processor can, but is not limited to, use Proportional-Integral-Derivative (PID) processing or other processing methods, as long as the processor's function is achieved. Thus, by working together with the processor and the first sampler, the function of the reference processor can be realized, thereby enabling control of the switch module 30.

[0117] Further, as shown in Figure 8b, the reference processor may also include a second sampler. The second sampler is connected between the input terminal of the processor and the output terminal of the first sampler. The second sampler is also connected to an output port A1 for outputting a first voltage V1 and a first reference terminal for providing a first reference signal Vref1. Output port A1 is not connected to the switch control module 40. The second sampler is used to: perform a difference operation on the first voltage V1 at output port A1 and the first reference signal Vref1 provided by the first reference terminal to obtain a second difference value; then perform a difference operation on the first difference value and the second difference value to output a third difference value. The processor is also used to: output a reference signal based on the third difference value. The second difference value may be, but is not limited to, k1×(Vref1-V1) or k1×(V1-Vref1), or other specific forms, where k1 is any constant set according to actual needs. The second sampler can be implemented using any device capable of performing its function. Thus, when the power change at output port A1 causes a change in the first voltage V1, the change in the first voltage V1 can directly affect the reference processor, improving the response speed and enabling the reference processor to output a more accurate reference signal, thereby controlling the switching module 30 more accurately and reducing the output ripple at each output port.

[0118] The second type: As shown in Figure 9, the reference processor may include: operational amplifier D1, resistor R1, and capacitor C0. The first input terminal of operational amplifier D1 is connected to the second reference terminal, the second input terminal of operational amplifier D1 is connected to the output port A2 for outputting the second voltage V2, and the output terminal of operational amplifier D1 is connected to comparator D0. Resistor R1 and capacitor C0 are connected in series between the first input terminal and the output terminal of operational amplifier D1. Operational amplifier D1 is used to: perform difference calculation on the second voltage V2 at output port A2 and the second reference signal Vref2 provided by the second reference terminal, and then output a reference signal, thereby realizing the function of the reference processor.

[0119] In practical implementation, the first or second type of reference processor mentioned above can be selected according to actual needs, thereby meeting the needs of different application scenarios and improving design flexibility.

[0120] When the output signal is the output current, as shown in Figure 3, the power supply device may also include two sampling circuits 51, with the two sampling circuits 51 and the two output ports being set up one-to-one; each sampling circuit 51 is connected between the switch module 30 and the corresponding output port, and the sampling circuit 51 is used to: collect the output current of the corresponding output port, so as to realize the sampling of the output current.

[0121] At this point, the structure of the reference processor can be basically similar to that of the reference processor when the output signal is an output voltage. The difference is that, in addition to the structures described in the first and second types above, the reference processor in this case also includes a converter. The converter is used to convert the input current into the corresponding voltage, and the converter is connected to the sampling circuit 51 at the output port A2, thereby realizing the function of the reference processor. It should be understood that, to avoid making Figure 3 too complex, the connection relationship between the reference processor and the sampling circuit 51 is not shown. Of course, if the sampling circuit 51 is used not only to collect the output current of the corresponding output port, but also to convert the output current into the corresponding voltage, the converter may not be included in the reference processor. In this case, the structure of the reference processor is basically the same as that of the reference processor when the output signal is an output voltage, and will not be described in detail here.

[0122] It should be understood that when the sampling circuit 51 is only used to collect the output current of the corresponding output port, the sampling circuit 51 may include a sampling resistor; or, when the sampling circuit 51 is used to collect the output current of the corresponding output port and convert the collected output current into the corresponding voltage output, the sampling circuit 51 may include a sampling resistor and a converter. The converter can be any device that can realize the current-to-voltage function, and no specific limitation is made here.

[0123] Furthermore, as shown in Figure 3, the power supply device may also include two port switches k3, two sampling circuits 51, and two output ports arranged in a one-to-one correspondence. The first end of each port switch k3 is connected to the corresponding sampling circuit 51, the second end of each port switch k3 is connected to the corresponding output port, and the control end of each port switch k3 is connected to the controller. The controller is also used to: control the port switch k3 corresponding to the output port connected to the terminal device to be turned on, so that the power supply device can output power through the output port connected to the terminal device; and control the port switch k3 corresponding to the output port not connected to the terminal device to be turned off, so that the power supply device will not output power through the port not connected to the terminal device. The structure of the port switch k3 can be any structure or device that can realize its function, and the specific configuration can be set according to actual needs, without specific limitations here.

[0124] For example, the reference processor can also have dual signal processing capabilities, that is, it can output a reference signal based on both the output voltage and the output current. In this case, as shown in Figure 10, the reference processor can include: a first current processor, a first voltage processor, and a first switch k01; the first switch k01 is connected to the first current processor, the first voltage processor, and the comparator D0 respectively; the first current processor is also connected to the sampling circuit 51 at the output port A2 used to output the second voltage V2, and the first voltage processor is also connected to the output port A2 used to output the second voltage V2; the first voltage processor is used to: determine a first reference signal based on the output voltage of the connected output port; the first current processor is used to: determine a second reference signal based on the output current of the connected output port; the first switch k01 is used to: connect the first voltage processor and the comparator D0 in response to voltage output demand; and connect the first current processor and the comparator D0 in response to current output demand. The first reference signal is different from the second reference signal. Thus, under the action of the first switch k01, the output current or output voltage can be controlled, thereby meeting the requirements of various output scenarios and expanding the application range.

[0125] The first switch k01 can be connected to the controller. The controller is not shown in Figure 10. When the controller receives a command from the connected terminal device, it can determine whether each output port needs to control the output current or the output voltage. Alternatively, if the controller does not receive a command, it can determine whether each output port needs to control the output current or the output voltage according to the configured charging strategy, thereby meeting the charging requirements.

[0126] The structure of the first voltage processor can be basically the same as the structure of the reference processor when the output signal is the output voltage, and the structure of the first current processor can be basically the same as the structure of the reference processor when the output signal is the output current. For details, please refer to the relevant content above, which will not be elaborated here.

[0127] The working principle of the switch control module 40 will be explained below with reference to the structure shown in Figure 3.

[0128] Part 1: The process of the synchronous generator generating the ramp signal Vsw:

[0129] Taking the case where, within any given period, the voltage of the ramp signal Vsw is at its initial value V0 and the output port A2 is connected to the converter 20, and the voltage of the ramp signal Vsw is at its maximum value Vmax and the output port A1 is connected to the converter 20, as an example, the synchronization generator can obtain the power supply P1 of the output port A1 and the power supply P2 of the output port A2 detected by the controller, and determine whether P1 and P2 meet the modulation conditions. If they do, backward modulation is selected, thereby controlling the transmission of Is_max to the output port A2, making the output port A2 a high-power port; if they do not meet the conditions, forward modulation is selected, thereby controlling the transmission of Is_max to the output port A1, making the output port A1 a high-power port. It should be understood that Is_max represents the maximum value of the output current of the converter 20.

[0130] Referring to Figure 6, when the ramp signal Vsw is modulated by forward delay, taking the first correction signal S1' as a reference, let t1 be the time of the rising edge of the current cycle of the first correction signal S1' and t2 be the time of the rising edge of the next cycle. Then, at time t1, the voltage output by the synchronizing generator is at its maximum value Vmax. From thereafter, the voltage output by the synchronizing generator gradually decreases until it drops to its initial value V0 at time t2. At this time t2, the voltage output by the synchronizing generator instantaneously increases from its initial value V0 to its maximum value Vmax, and then gradually decreases again, repeating the above process to generate the ramp signal Vsw. Since each ramp has a decreasing trend, this modulation method is called forward delay modulation.

[0131] Referring to Figure 7, when the ramp signal Vsw is modulated by a delayed modulation, the definitions of t1 and t2 above are also used. At time t1, the voltage output by the synchronizing generator is the initial value V0. The voltage then gradually increases until it reaches its maximum value Vmax at time t2. At this time t2, the voltage output by the synchronizing generator instantaneously drops from its maximum value Vmax back to the initial value V0, and then gradually increases again, repeating the above process to generate the ramp signal Vsw. Because each ramp has an increasing trend, this modulation method is called delayed modulation.

[0132] Part Two: Since the indicator signal is determined based on the magnitude relationship between the ramp signal and the reference signal, it can represent this relationship. Therefore, when the reference signal is a reference voltage and each switch in the switching module 30 is an N-type transistor, the process of outputting a control signal based on the indicator signal can actually be seen as a process of controlling each switch in the switching module 30 based on the ramp signal and the reference voltage. The specific process may include:

[0133] As shown in Figure 11, the ramp signal Vsw is a delayed modulation. When the voltage of the ramp signal Vsw is less than the reference voltage Vp, that is, from time T0 to time T1, the control terminals of the switching transistors Q2L and Q2R are both at a high level. Therefore, both the switching transistors Q2L and Q2R are turned on, and both the switching transistors Q1L and Q1R are turned off, as shown in Figure 12(a). The dashed arrow in the figure indicates the direction of current flow. Is_max is sent to the output port A2, so that the output port A2 corresponds to the high power port.

[0134] As the voltage of the ramp signal Vsw gradually increases, when the voltage reaches the reference voltage Vp at time T1, the control terminal of switch Q1R changes from low to high, and the control terminal of switch Q2L changes from high to low. Therefore, both switches Q2R and Q1R are turned on, while both switches Q1L and Q2L are turned off. This state is maintained from time T1 to time T2, as shown in Figure 12(b). The dashed arrows in the figure indicate the direction of current flow. Since diode D2L is connected in parallel with switch Q2L and diode D1L is connected in parallel with switch Q1L, a portion of the output current Is of converter 20 passes through the diodes in sequence. Diode D1L and switch Q1R begin supplying current to output port A1. Another portion of the output current Is of converter 20 continues to supply current to output port A2 via diode D2L and switch Q2R. Furthermore, due to the action of diodes D1L and D2L, no loop is formed between output port A1 and output port A2, preventing current backflow. Therefore, the period from time T1 to time T2 can be called the first switching time. The first switching time is generally short, allowing for rapid switching between the two output ports without current backflow. Here, the first switching time can be understood as the first preset time period mentioned above.

[0135] At time T2, the control terminal of switch Q1L changes from low level to high level, and the control terminal of switch Q2R changes from high level to low level. Therefore, both switches Q1L and Q1R are turned on, and both switches Q2L and Q2R are turned off. This state is maintained from time T2 to time T3, as shown in Figure 12(c). The dashed arrow in the figure indicates the direction of current flow. At this time, the current is stopped from being output to output port A2. Instead, all the output current Is is output to output port A1, and Is_min is also sent to output port A1. Therefore, output port A1 corresponds to the low power port.

[0136] When the voltage of the ramp signal Vsw increases to its maximum value Vmax at time T3, the control terminal of switch Q1L changes from high level to low level, and the control terminal of switch Q2R changes from low level to high level. Therefore, both switches Q1R and Q2R are turned on, while both switches Q1L and Q2L are turned off. This state is maintained from time T3 to time T4, as shown in Figure 12(b). At this time, both output ports A1 and A2 have outputs, and no loop is formed, so there is no backflow of current. Therefore, the period from time T3 to time T4 can be called the second switching time. The second switching time is generally short, so that the two output ports can be switched quickly without backflow of current. The first switching time and the second switching time can be the same or different.

[0137] When the voltage of the ramp signal Vsw drops instantaneously to the initial value V0 and is less than the reference voltage Vp at time T4, the control terminal of switch Q2L changes from low level to high level, and the control terminal of switch Q1R changes from high level to low level. Therefore, both switches Q2L and Q2R are turned on, and both switches Q1L and Q1R are turned off. This state is maintained from time T4 to time T5, as shown in Figure 12(a). The output current Is is output to the output port A2, and the process returns to the top, repeating in sequence.

[0138] It should be understood that the indication signal output by comparator D0 can be the signal used to control switch Q2L as shown in Figure 11. Therefore, this indication signal can also be understood as the first control signal used to control switch Q2L. Based on receiving this indication signal, the driver can determine the second control signal used to control switch Q2R, the third control signal used to control switch Q1L, and the fourth control signal used to control switch Q2L. Of course, the indication signal output by comparator D0 can be the signal used to control switch Q1L, the signal used to control switch Q2R, or the signal used to control switch Q1R as shown in Figure 11. Then, the control signals for controlling the other three switches can be determined based on the indication signal. The specific type of indication signal can be set according to actual needs and is not limited here. Furthermore, during the entire process, when all the switches in one branch are turned on, all the switches in the other branch need to be turned off to avoid the situation where all the switches in both branches are turned on, thereby preventing current backflow.

[0139] As shown in Figure 13, when the ramp signal Vsw is pre-delayed modulated, it is similar to the previous post-delayed modulation, except that: the switching transistors Q1L and Q1R are turned on first, and Is_max is sent to the output port A1, making the output port A1 correspond to the high-power port; the subsequent process is basically similar and will not be described in detail here.

[0140] In other words, when there are two output ports, the switch control module 40 is equipped with a reference processor, so it outputs a reference signal. Based on this reference signal, any period of the ramp signal can be divided into two first windows and at least one second window. One second window is defined within the first period of the ramp signal, and two second windows are defined within any period other than the first period. The two first windows within the same period are used to control two branches respectively, so that the switching transistors in one branch can be controlled to conduct within one first window, and the switching transistors in the other branch can be controlled to conduct within the other first window. A second window is provided between two adjacent first windows, through which the switching of the switching transistors in one branch can be switched to the switching of the switching transistors in the other branch, thereby switching the output of electrical energy from one output port to the other. It should be understood that the first switching time and the second switching time mentioned above both belong to the second window, while the times T0 to T1, T2 to T3, and T4 to T4 mentioned above all belong to the first window.

[0141] Based on this, the functions of the switch control module 40 include: based on the power supply of the two output ports, the synchronous generator can select the corresponding modulation method, such as selecting forward modulation or backward modulation; then, based on the determined modulation method and the first correction signal S1', it generates a ramp signal Vsw; and then, based on the reference voltage Vp and the ramp signal Vsw, it controls the conduction state of each switch in the switch module 30, thereby controlling how the output current Is of the converter 20 is distributed to the two output ports and meeting the power requirements of the two output ports, so as to realize the power supply to the terminal equipment connected to the two output ports.

[0142] IV. Other structures.

[0143] As shown in Figure 3, the power supply device may further include a feedback module 61. The feedback module 61 is connected to the converter 20 and is also connected to at least one output port. For example, if the switch control module 40 is connected to output port A1 for outputting the first voltage V1, then the feedback module 61 is only connected to output port A2 for outputting the second voltage V2, or the feedback module 61 is connected to both output port A1 for outputting the first voltage V1 and output port A2 for outputting the second voltage V2. Alternatively, if the switch control module 40 is connected to output port A2 for outputting the second voltage V2, then the feedback module 61 is only connected to output port A1 for outputting the first voltage V1, or the feedback module 61 is connected to both output port A1 for outputting the first voltage V1 and output port A2 for outputting the second voltage V2. In this case, the feedback module 61 is used to: output a feedback signal to the converter 20 according to the output signal of the connected output port; the converter 20 is used to: adjust the output current according to the feedback signal. Taking the connection between the switch control module 40 and the output port A1 as an example, the change in the first voltage V1 of the output port A1 can affect the switch control module 40, and then the switch module 30. The change in the second voltage V2 of the output port A2 can affect the feedback module 61, and then the converter 20. Thus, the voltage change of the output port can affect both the output of the converter 20 and the conduction of the switch module 30. If the converter 20 is regarded as a first-stage circuit and the switch module 30 is regarded as a second-stage circuit, loop feedback of each stage of the circuit can be realized, thereby achieving dynamic balance between the operation of the switch module 30 and the converter 20. This further improves the synchronization effect between the switching frequency of the switch module 30 and the frequency A, and further reduces the variation range of the switching frequency of the switch module 30, thereby further reducing the output ripple.

[0144] When the feedback module 61 has a single signal processing function, its structure can be basically similar to that of the reference processor with a single signal processing function described above. The difference is that when the feedback module 61 includes a processor and a first sampler, the first sampler is connected to the output port A1 and the first reference terminal for providing the first reference signal Vref1, respectively, and the processor is connected to the converter 20. If the feedback module 61 also includes a second sampler, the second sampler is connected to the output port A2 and the second reference terminal for providing the second reference signal Vref2. Since the working principle of the feedback module 61 is basically the same as that of the reference processor described above, the implementation of the feedback module 61 can be found in the embodiment of the reference processor described above, and will not be described in detail here.

[0145] It is worth noting that when neither the switch control module 40 nor the feedback module 61 involves energy storage components, the control response speed of the switch control module 40 is relatively fast. However, when an isolation device 62 (described later) is provided between the feedback module 61 and the converter 20, and considering that the feedback signal first acts on the converter 20 and then on the output port, the presence of the isolation device 62 and the converter 20 will cause the response speed of the feedback loop formed by the feedback module 61 and the isolation device 62 to be slower, resulting in a slower overall response speed of the power supply. Taking the connection of the switch control module 40 to the output port A2 as an example, if the feedback module 61 is connected not only to the output port A1 but also to the output port A2, the change in the second voltage V2 of the output port A2 can directly affect the feedback module 61, thereby affecting the output current of the converter 20, without having to pass through the switch control module 40 and the output port A1 before acting on the feedback module 61. This shortens the path of the second voltage V2 to the feedback module 61, thereby improving the response speed of the feedback loop and the overall response speed of the power supply.

[0146] When the feedback module 61 has dual signal processing functions, its structure is basically similar to that of the reference processor with dual signal processing functions described above. The difference is that, taking the switch control module 40 connected to the output port A2 as an example, the first current processor in the feedback module 61 is connected to the sampling circuit at the output port A1, the first voltage processor in the feedback module 61 is connected to the output port A1 and the first reference terminal respectively, and the first switch in the feedback module 61 is connected to the converter 20. Since the working principle of the feedback module 61 is basically the same as that of the reference processor described above, the implementation of the feedback module 61 can be referred to the embodiment of the reference processor described above, and will not be described in detail here. It should be understood that the first current processor in the feedback module 61 can also be called the second current processor, the first voltage processor in the feedback module 61 can also be called the second voltage processor, and the first switch in the feedback module 61 can also be called the second switch.

[0147] For example, when the feedback module 61 is connected to the converter 20, the feedback module 61 can be connected to a device in the converter 20 used to control the magnitude of the output current. For instance, as shown in Figure 3, the primary-side driver can control the magnitude of the output current, so the feedback module 61 can be connected to the primary-side driver. When the primary-side driver receives a feedback signal, it can control the switching transistor Qp based on the feedback signal, thereby controlling the magnitude of the output current. In this way, the output current of the converter 20 can be adjusted according to the voltage change at the output port, achieving a low-cost, high-efficiency power supply strategy and avoiding power waste caused by the constant output current of the converter 20. Furthermore, when the output current of the converter 20 changes, it affects the output power of each output port, thereby affecting the magnitude of the output signal at each output port, ultimately achieving dynamic balance and reducing output ripple.

[0148] Furthermore, as shown in Figure 3, the power supply device may also include an isolation device 62. The isolation device 62 is connected between the feedback module 61 and the converter 20. This isolation device 62 converts and transmits signals, achieving electrical isolation and improving the safety of the power supply device. It should be understood that when the safety requirements of the power supply device are high, the isolation device 62 can be added. When the safety requirements of the power supply device are not high but the cost of the power supply device needs to be reduced, the isolation device 62 may not be included. The isolation device 62 can be, but is not limited to, any structure with electrical isolation function such as an optocoupler; it can be set according to actual needs and is not specifically limited here.

[0149] The following explanation, using the structure shown in Figure 3 as an example, will be combined with several specific application scenarios.

[0150] Scenario 1: The power of output port A1 remains unchanged, while the power of output port A2 decreases. Since the power at output port A1 remains constant, the feedback signal output to converter 20 also remains unchanged. When the power at output port A2 decreases, the voltage increases due to the accumulation of voltage across the load capacitor at output port A2, causing the second voltage V2 of output port A2 to rise. When the reference signal is determined based on Vref2-V2, the reference signal decreases, resulting in shorter on-times for switches Q2L and Q2R, and longer on-times for switches Q1L and Q1R. This causes the power at output port A2 to decrease and follow load changes. When the output power of converter 20 remains constant, the increased on-times of switches Q1L and Q1R cause the power at output port A1 to increase, leading to a rise in the first voltage V1 at output port A1. This causes the value of V1ref-V1 to decrease, further reducing the feedback signal, thus reducing the output power of converter 20. Over several cycles, the output power of converter 20 decreases as the power at output port A2 decreases, eventually achieving power balance. Similarly, if the power of output port A1 remains constant while the power of output port A2 increases, the entire process will be reversed, which will not be elaborated here.

[0151] Scenario 2: The power of output port A2 remains constant, while the power of output port A1 increases. When the power of output port A1 increases, the voltage accumulation at output port A1 on the load capacitor decreases, causing the first output voltage V1 of output port A1 to drop. This leads to an increase in the value of V1ref-V1, further increasing the feedback signal, thus increasing the output power of converter 20. Furthermore, the power of output port A2 increases, causing the second voltage V2 of output port A2 to increase. This reduces Vref2-V2, resulting in a smaller reference signal. The on-time of switches Q2L and Q2R shortens, reducing the power of output port A2 and offsetting the increase in converter 20's output power. Simultaneously, the on-time of switches Q1L and Q1R lengthens, further increasing the power of output port A1 to meet its power requirements. After several cycles, the output power of converter 20 increases along with the power of output port A1, achieving power balance. Similarly, if the power of output port A2 remains constant while the power of output port A1 decreases, the entire process is reversed, which will not be elaborated further here.

[0152] Scenario 3: The power of output ports A1 and A2 increases simultaneously. In this case, the first voltage V1 of output port A1 and the second voltage V2 of output port A2 decrease simultaneously. This increases the value of V2ref-V2, increasing the reference signal and extending the turn-on time of switches Q2L and Q2R. First, the power of output port A2 increases to ensure its power supply. Simultaneously, the turn-on time of switches Q1L and Q1R shortens, reducing the power of output port A1. The first voltage V1 of output port A1 drops further, increasing the value of V1ref-V1 even more. This rapidly increases the feedback signal output to converter 20, further increasing the output power of converter 20 to meet the power requirements of output ports A1 and A2. Similarly, when the power of output ports A1 and A2 decreases simultaneously, the entire process is reversed, which will not be elaborated further here.

[0153] Scenario 4: The power at output port A1 increases, while the power at output port A2 decreases simultaneously. At this time, the second voltage V2 at output port A2 increases, the value of V2ref-V2 decreases, and consequently the reference signal decreases. The turn-on times of switches Q2L and Q2R shorten, causing the power at output port A2 to continue decreasing. However, the turn-on times of switches Q1L and Q1R lengthen, increasing the power at output port A1. If the power increase due to the extended turn-on times of switches Q1L and Q1R is equal to the power increase required for output port A1, then the first voltage V1 at output port A1 decreases very little, and the value of V1ref-V1 changes very little, reaching equilibrium after several cycles. However, if the power increase due to the extended turn-on times of switches Q1L and Q1R is equal to the power increase required for output port A1, then the first voltage V1 at output port A1 decreases very little, the value of V1ref-V1 changes very little, and equilibrium is reached after several cycles. If the power increase caused by the extended turn-on time of switches Q1L and Q1R is much greater than the power required by output port A1, then the first voltage V1 of output port A1 will increase to some extent, the value of V1ref-V1 will decrease, the feedback signal output to converter 20 will decrease, and the output power of converter 20 will decrease. After several cycles, they will reach equilibrium. If the power increase caused by the extended turn-on time of switches Q1L and Q1R is much less than the power required by output port A1, then the first voltage V1 of output port A1 will decrease to some extent, the value of V1ref-V1 will increase, the feedback signal output to converter 20 will increase, and the output power of converter 20 will increase. After several cycles, they will reach equilibrium.

[0154] Therefore, when both output ports require power, voltage, or current adjustment, resulting in excessive dynamic response, this problem can be mitigated by negotiating with the terminal devices. For example, if the terminal device connected to output port A1 adjusts its power, voltage, or current for a time T, and the terminal device connected to output port A2 adjusts its power, voltage, or current before the adjustment is complete, the terminal device connected to output port A2 will lag behind, preventing an immediate response and waiting for the adjustment time T of the terminal device connected to output port A1 before responding, thus reducing the problem caused by excessive dynamic response. Alternatively, if the terminal device connected to output port A2 adjusts its power, voltage, or current for a time T, and the terminal device connected to output port A1 adjusts its power, voltage, or current before the adjustment is complete, the terminal device connected to output port A1 will lag behind, preventing an immediate response and waiting for the adjustment time T of the terminal device connected to output port A2 before responding, thus reducing the problem caused by excessive dynamic response.

[0155] In summary, in the power supply equipment described above, since the switching module 30 is controlled according to the control signal, the switching frequency of the switching module 30 is the same as the frequency of the control signal. Since frequency A is used to determine the frequency of the control signal, it is also used to determine the switching frequency of the switching module 30. Compared to the prior art where the switching frequency changes with the instantaneous changes in the output voltage of the two output ports, the switching frequency of the switching module 30 can change with the frequency A. This not only improves the asynchrony between the switching frequency of the switching module 30 and frequency A, thereby reducing the output ripple caused by the superposition and mixing of asynchronous frequencies, but also reduces the range of the switching frequency of the switching module 30, thus reducing the output ripple caused by a large range of switching frequency changes and a low switching frequency. Since a larger output ripple results in larger current and voltage fluctuations during power supply, reducing the output ripple can reduce current and voltage fluctuations during power supply, thereby improving power supply efficiency and reducing damage to the battery in the terminal equipment caused by large voltage fluctuations.

[0156] Figure 14 exemplarily illustrates a structural schematic diagram of another power supply device provided in this application. Referring to Figure 14, the structure of the power supply device in this embodiment is basically similar to that of the power supply device in the embodiment described in Figure 3 above, with the following differences: the signal generation unit 41 includes a synchronization generator and a reference processor, but the signal generation unit 41 does not include a comparator. Exemplarily, the synchronization generator is connected to the converter 20 and the driver respectively. Taking the switch control module 40 connected to the output port A2 for outputting the second voltage V2 as an example, the reference processor is connected to the output port A2 and the driver respectively. The synchronization generator is used to generate a square wave signal according to frequency A; the reference processor is used to generate a reference signal according to the output signal of the output port A2, and the output signal includes at least one of output voltage and output current; the driver is specifically used to output a control signal according to the square wave signal and the reference signal. Thus, the switch module 30 can be controlled according to the reference signal and the square wave signal, thereby controlling the connection relationship between the converter 20 and the two output ports, and also reducing output ripple and improving power supply efficiency.

[0157] The implementation of the synchronization generator in this embodiment is basically similar to that of the synchronization generator described in the previous embodiments, with the following differences: 1. The synchronization generator in this embodiment generates a square wave signal, and the frequency of the square wave signal can be 1 / n times the frequency A, where n is a positive number. For example, but not limited to, the value of n can be 0.5, 1, 2, 3, 4, or 5, or other decimals or integers, which will not be listed here. 2. Since the square wave signal is different from the ramp signal, the square wave signal does not need to be set with a modulation method, and therefore does not need to output power to each output port of the synchronization generator.

[0158] The implementation of the reference processor in this embodiment is basically similar to that of the reference processor described in the previous embodiment. The differences are as follows: 1. The reference signal output by the reference processor is used to represent the duty cycle, which can also be understood as the on-time of the control switch in the branch connected to the output port of the reference processor; 2. The reference signal output by the reference processor is directly transmitted to the driver and does not need to be processed by the comparator.

[0159] The working principle of the switch control module 40 will be explained below with reference to the structure shown in Figure 14.

[0160] Part 1: The process of generating a square wave using a synchronization generator:

[0161] Using the first correction signal as a reference, let t1 be the time when the rising edge of the current cycle of the first correction signal occurs, and t2 be the time when the rising edge of the next cycle occurs. Then, if the synchronizing generator outputs a fixed pulse at time t1, and another fixed pulse at time t2, the synchronizing generator will output a fixed pulse at the rising edge of each cycle of the first correction signal, repeating this cycle to generate a square wave signal. The pulse width of the fixed pulse can be set according to actual needs and is not specifically limited here.

[0162] Part Two: When the reference signal represents the conduction time and each switch in the switching module 30 is an N-type transistor, the process of controlling each switch in the switching module 30 based on the square wave signal and duty cycle includes:

[0163] As shown in Figure 15, when the rising edge of the square wave signal Vsy is detected, i.e., at time T0, the control terminals of switches Q2L and Q2R both change from low to high, and switches Q2L and Q2R are both turned on, while switches Q1L and Q1R are both turned off. This state is maintained from time T0 to time T1, and only output port A2 outputs power. Is_max is sent to output port A2, making output port A2 a high-power port. The proportion of the time difference between time T1 and time T0 in the current cycle is the duty cycle D, which is the conduction time represented by the reference signal.

[0164] At time T1, the control terminal of switch Q1R changes from low to high, and the control terminal of switch Q2L changes from high to low. Therefore, both switches Q1R and Q2R are turned on, while both switches Q1L and Q2L are turned off. This state is maintained from time T1 to time T2. Since diode D2L is connected in parallel with switch Q2L, and diode D1L is connected in parallel with switch Q1L, a portion of the output current Is of converter 20 is sequentially delivered to output port A1 through diode D1L and switch Q1R. The other portion of the output current Is of converter 20... Part of the current is sequentially supplied to output port A2 through diode D2L and switching transistor Q2R; and, under the action of diodes D1L and D2L, no loop is formed between output port A1 and output port A2, and the current will not flow back; therefore, from time T1 to time T2, both output ports output electrical energy, and this period can be called the first switching time. The setting method of the first switching time can be referred to the setting method of the first switching time in the aforementioned embodiment, and will not be described in detail here; wherein, the first switching time here can be understood as the second preset time period mentioned above;

[0165] At time T2, the control terminal of switch Q1L changes from low to high, and the control terminal of switch Q2R changes from high to low. Therefore, both switches Q2L and Q2R are turned off, while both switches Q1L and Q1R are turned on. This state is maintained from time T2 to time T3. Only output port A1 outputs power. Is_min is sent to output port A1, so output port A1 corresponds to the low-power port.

[0166] When the rising edge of the next square wave signal Vsy arrives, i.e., at time T3, the control terminal of switch Q1L changes from high to low, and the control terminal of switch Q2R changes from low to high. Therefore, both switches Q1R and Q2R are turned on, while both switches Q1L and Q2L are turned off. This state is maintained from time T3 to time T4. Since diode D2L is connected in parallel with switch Q2L, and diode D1L is connected in parallel with switch Q1L, a portion of the output current Is of converter 20 passes sequentially through diode D1L and switch Q1R. The current is supplied to output port A1, and another part of the output current Is of converter 20 is supplied to output port A2 through diode D2L and switch Q2R in sequence. Under the action of diodes D1L and D2L, no loop is formed between output port A1 and output port A2, and the current will not flow back. Therefore, from time T3 to time T4, both output ports output electrical energy, and this period can be called the second switching time. The setting method of the second switching time can be referred to the setting method of the second switching time in the previous embodiment, which will not be described in detail here.

[0167] When time T4 is reached, the control terminal of switch Q2L changes from low level to high level, and the control terminal of switch Q1R changes from high level to low level. Therefore, starting from time T4, the process returns to the beginning and repeats in sequence.

[0168] In other words, when there are two output ports, the switch control module 40 is equipped with a reference processor, so it outputs a reference signal. Based on this reference signal, any period of the square wave signal can be divided into two first windows and at least one second window. Within the first period of the ramp signal, one second window is defined; within any period other than the first period, two second windows are defined. The two first windows within the same period correspond to two branches, allowing the switching transistors in one branch to be turned on within one first window, and the switching transistors in the other branch to be turned on within the other first window. A second window is provided between two adjacent first windows, through which the switching of the switching transistors in one branch to the switching of the switching transistors in the other branch can be achieved, thus switching the output of electrical energy from one output port to the other. It should be understood that the first switching time and the second switching time mentioned above both belong to the second window, while the times T0 to T1 and T2 to T3 mentioned above both belong to the first window.

[0169] It should be understood that the structure of the power supply device in this embodiment is similar to that of the power supply device in the embodiment described in Figure 3 above. For details, please refer to the relevant descriptions in the previous embodiments. Repeated descriptions will not be repeated here.

[0170] Figure 16 exemplarily illustrates a structural schematic diagram of another power supply device provided in this application. Referring to Figure 16, the structure of the power supply device in this embodiment is basically similar to the structure of the power supply device described in the embodiments of Figure 3 or Figure 14 above, with the difference being that the output switch is omitted in the converter 20. This embodiment uses a flyback converter as an example for illustration, but other types of converters are also applicable in this embodiment. Exemplarily, the switching transistor Qs in the converter 20 can be regarded as the output switch in the converter 20. When the switching transistor Qs is omitted, one end of the secondary coil x2 is directly connected to the ground terminal, and the other end of the secondary coil x2 is directly connected to the switching module 30. At this time, by adjusting the control mode of the control switches directly connected to the converter 20 in each branch of the switching module 30, the power supply device can also work normally. This can reduce the number of switching transistors in the entire power supply device, thereby helping to reduce costs. In order to avoid making Figure 16 too complicated, some structures are not shown.

[0171] Specifically, the control switches in each branch of the switch module 30 that are directly connected to the converter 20 can be referred to as the first control switch k11, and the switching transistors included in the first control switch k11 can be referred to as the first switching transistors. The control switches in each branch of the switch module 30 that are not directly connected to the converter 20 can be referred to as the second control switches k12, and the switching transistors included in the second control switches k12 can be referred to as the second switching transistors. Therefore, in the structure shown in Figure 16, switching transistors Q1L and Q2L are both first switching transistors and belong to the first control switch k11, while switching transistors Q1R and Q2R are both second switching transistors and belong to the second control switch k12. Of course, when each branch includes z control switches, and the value of z is an integer greater than 2, the number of control switches not directly connected to the converter 20 is z-1. In this case, these z-1 control switches can all be referred to as the second control switches k12.

[0172] When the switching transistors Q1L and Q2L in the switching module 30 are multiplexed as output switches, both Q1L and Q2L are connected to the secondary-side driver in the converter 20. The secondary-side driver in the converter 20 is used to: control the switching transistor in any branch to conduct in response to detecting a current flowing through it; for example, when the secondary-side driver detects a current Is1 flowing through the branch containing switching transistors Q1L and Q1R, the secondary-side driver controls switching transistor Q1L to conduct, otherwise it controls switching transistor Q1L to de-conduct; or, when the secondary-side driver detects a current Is2 flowing through the branch containing switching transistors Q2L and Q2R, the secondary-side driver controls switching transistor Q2L to conduct, otherwise it controls switching transistor Q2L to de-conduct. In this way, the conduction state of the switching transistor connected to the secondary-side driver in the corresponding branch can be controlled based on whether a current flows through it, thereby realizing the control of the conduction state of the switching transistor in the first control switch k11 by the secondary-side driver. When the converter 20 includes a switch Qs as an output switch, the secondary driver controls the conduction state of the switch Qs. Therefore, when the switch Qs in the converter 20 is omitted, the secondary driver changes from controlling the switch Qs to controlling the switch in the first control switch k11. Thus, from a functional perspective, the switch in the first control switch k11 is similar to the switch Qs, thereby enabling the power supply equipment to work normally.

[0173] It should be understood that when the switching transistor Qs in the converter 20 is omitted, although the secondary driver controls the conduction state of the switching transistor in the first control switch k11, the conduction state of the switching transistor in the second control switch k12 is still controlled by the driver in the switch control module, and the control process is similar to the relevant control process mentioned in the above embodiment. Therefore, this can reduce the number of switching transistors while maintaining the original working principle of the power supply equipment, thereby reducing costs at the lowest cost.

[0174] The control process of the first control switch k11 and the second control switch k12 is explained below.

[0175] Taking the ramp signal as an example, and referring to the timing diagram shown in Figure 17, assuming that the forward voltage drop of diode D1L is less than that of diode D2L, at time T0, the control terminal of switch Q2R changes from low level to high level, and the control terminal of switch Q1R is at high level. Therefore, both switch Q1R and switch Q2R are turned on. However, because the forward voltage drop of diode D1L is smaller, diode D1L turns on first, and diode D2L is temporarily not turned on. Thus, from time T0 to time T1, the current generated by the secondary coil can be output to output port A1 through diode D1L and switch Q1R. The voltage Vs of the secondary side is basically the same as the first voltage V1 of the output voltage of output port A1. Here, time T0 to time T1 can be called the first switching time. The setting method of the first switching time can be referred to the setting method of the first switching time described in the previous embodiment, which will not be described in detail here.

[0176] At time T1, the voltage of the ramp signal Vsw is less than the reference voltage Vp, and the control terminal of switch Q1R changes from high to low, so switch Q1R is turned off. At this time, only switch Q2R is turned on. When diode D2L is turned on, the current generated by the secondary coil can be output to output port A2 through diode D2L and switch Q2R. If the secondary driver detects that there is current flowing between switch Q2L and switch Q2R, the secondary driver can control switch Q2L to turn on; if the secondary driver detects that there is no current flowing between switch Q2L and switch Q2R, the secondary driver can control switch Q2L to turn off. Therefore, from time T1 to time T2, the voltage Vs of the secondary side is basically the same as the second voltage V2 of output port A2.

[0177] When the voltage of the ramp signal Vsw is equal to the reference voltage Vp at time T2, the control terminal of switch Q1R changes from low to high, and the control terminal of switch Q2R is also high, similar to the state at time T0. Diode D1L conducts first, while diode D2L is temporarily not conducting. From time T2 to time T3, the current generated by the secondary coil can be output to the output port A1 through diode D1L and switch Q1R. The voltage Vs of the secondary side is basically the same as the first voltage V1 of the output port A1. Time T2 to time T3 can be referred to as the second switching time. The setting method of the second switching time can be referred to the setting method of the second switching time described in the previous embodiment, and will not be described in detail here.

[0178] At time T3, the control terminal of switch Q1R is still at a high level, while the control terminal of switch Q2R changes from a high level to a low level. Therefore, switch Q1R is turned on and switch Q2R is turned off. The current generated by the secondary coil can be output to output port A1 through diode D1L and switch Q1R. If the secondary driver detects that there is current flowing between switch Q1L and switch Q1R, the secondary driver can control switch Q1L to turn on; if the secondary driver detects that there is no current flowing between switch Q1L and switch Q1R, the secondary driver can control switch Q1L to turn off. Therefore, from time T3 to time T4, switch Q1L and switch Q1R are both turned on, and the voltage Vs on the secondary side is basically the same as the first voltage V1 of output port A1.

[0179] When the output current Is is 0 and at time T4, even if the switch Q1R is turned on, there is no current flowing through the branch where the switch Q1R is located because the output current Is is 0. Therefore, the switch Q1L can be turned off at this time, and the switch Q2L continues to remain off. Furthermore, when the output current Is is 0, resonance will occur on the secondary side, resulting in a resonant wave (as shown in the dashed box in Figure 17). When the primary side is turned on, the voltage Vs on the secondary side is the same as the voltage on the primary side. This process continues until the start of the next cycle of the ramp signal arrives.

[0180] It should be understood that the structure of the power supply device in this embodiment is similar to the structure of the power supply device in the embodiments described in Figure 3 or Figure 14 above. Please refer to the relevant descriptions in the above embodiments. Repeated descriptions will not be repeated.

[0181] Figure 18 exemplarily illustrates a structural schematic diagram of another power supply device provided in this application. Referring to Figure 18, the structure of the power supply device in this embodiment is basically similar to the structure of the power supply device in the embodiments described in Figures 3, 14, or 16 above. The differences include: the power supply device has M output ports, and the value of M is an integer greater than 2, such as, but not limited to, M being three, four, five, or a larger value. The specific value can be set according to actual needs and is not specifically limited here. For example, the switching module 30 includes M branches, and the M branches are connected one-to-one with the M output ports; the power supply device includes: M sampling circuits 51 and M port switches k3, and the M sampling circuits 51, M port switches k3, and M output ports are connected one-to-one; wherein, QML and QMR in Figure 18 represent the switching transistors in the Mth branch of the switching module 30, DML and DMR represent the diodes in the Mth branch of the switching module 30, and VM represents the voltage output by the output port AM. To avoid making Figure 18 too complex, some structures are not shown.

[0182] When the switching module 30 is controlled based on a ramp signal, as shown in Figure 18, the signal generation unit includes M-1 comparators D0 and M-1 reference processors. The M-1 comparators D0, M-1 reference processors, and M-1 output ports are connected one-to-one. Different reference processors are connected to different output ports, and the reference signals output by different reference processors (Vp1, Vp2 to VpM-1 as shown in Figure 18) are different. All M-1 comparators D0 are connected to a synchronization generator, so the ramp signal output by the synchronization generator will be output to each comparator D0. Thus, different comparators D0 receive different reference signals and can output different indication signals. The driver can then control the conduction state of the switching transistors in each branch based on these indication signals.

[0183] If the switching module 30 is controlled based on a square wave signal (not shown in the diagram), the signal generation unit includes M-1 reference processors. Each of the M-1 reference processors and M-1 output ports is connected in a one-to-one correspondence. Different reference processors are connected to different output ports. The reference signals output by different reference processors can be the same or different. All M-1 reference processors are connected to a driver, so the M-1 reference processors can output M-1 reference signals to the driver to represent the duty cycle. Thus, the driver can control the conduction state of the switching transistors in each branch based on these reference signals and the square wave signal.

[0184] It should be understood that regardless of whether the control switch module 30 is based on a ramp signal or a square wave signal, the M-1 reference processors will also be connected one-to-one with the M-1 reference terminals, and the M-1 reference terminals are used to provide different reference signals, such as the second reference signal Vref2, the third reference signal Vref to the Mth reference signal VrefM, in order to realize the functions of each reference processor.

[0185] Taking the control of the switching module 30 based on the ramp signal, where the ramp signal is post-delay modulation and M is 3 as an example, and referring to the timing diagram shown in Figure 19, the process of the driver controlling each switching transistor in the switching module 30 includes:

[0186] When the ramp signal is less than the reference voltage Vp2 output by the reference processor connected to the output port A3, the control terminals of switches Q3L and Q3R are both high, so switches Q3L and Q3R are both turned on, while switches Q2L, Q2R, Q1L, and Q1R are all turned off. Is_max is sent to the output port A3, making the output port A3 a high-power port, so only the output port A3 outputs power.

[0187] As the voltage of the ramp signal Vsw gradually increases, when the voltage reaches the reference voltage Vp2 at time T0, the control terminal of switch Q2R changes from low to high, and the control terminal of switch Q3L changes from high to low. Therefore, at this time, switches Q3R and Q2R are both turned on, while switches Q1L, Q2L, Q3L, and Q1R are all turned off, and this state is maintained from time T0 to time T1. Since diode D2L is connected in parallel with switch Q2L and diode D3L is connected in parallel with switch Q3L, a portion of the output current Is of converter 20 depends on... The current is first supplied to output port A2 through diode D2L and switch Q2R. Another part of the output current Is of converter 20 is then supplied to output port A3 through diode D3L and switch Q3R. Under the action of diodes D2L and D3L, no loop is formed between output port A2 and output port A3, and the current will not flow back. Therefore, the time from time T0 to time T1 can be called the first switching time. The first switching time is generally short, so that the fast switching between output port A3 and output port A2 can be achieved without the occurrence of current backflow.

[0188] At time T1, the control terminal of switch Q2L changes from low to high, and the control terminal of switch Q3R changes from high to low. Therefore, both switches Q2L and Q2R are turned on, while switches Q3L, Q3R, Q1L, and Q1R are turned off. This state is maintained from time T1 to time T2. At this time, the current output to output port A3 stops, and all output current Is is output to output port A2, realizing the conversion from outputting electrical energy only through output port A3 to outputting electrical energy only through output port A2.

[0189] As the voltage of the ramp signal Vsw gradually increases, when the voltage reaches the reference voltage Vp1 output by the reference processor connected to output port A2 at time T2, the control terminal of switch Q1R changes from low to high, and the control terminal of switch Q2L changes from high to low. Therefore, at this time, switches Q2R and Q1R are both turned on, while switches Q1L, Q2L, Q3L, and Q3R are all turned off, and this state is maintained from time T2 to time T3. Since diode D2L is connected in parallel with switch Q2L and diode D1L is connected in parallel with switch Q1L, the output of converter 20... A portion of the current Is is sequentially delivered to output port A2 through diode D2L and switch Q2R, while another portion of the output current Is of converter 20 is sequentially delivered to output port A1 through diode D1L and switch Q1R. Furthermore, due to the action of diodes D2L and D1L, no loop is formed between output port A2 and output port A1, preventing current backflow. Therefore, the period from time T2 to time T3 can be called the second switching time. The second switching time is generally short, allowing for rapid switching between output port A2 and output port A1 without current backflow.

[0190] At time T3, the control terminal of switch Q1L changes from low to high, and the control terminal of switch Q2R changes from high to low. Therefore, both switches Q1L and Q1R are turned on, while switches Q3L, Q3R, Q2L, and Q2R are turned off. This state is maintained from time T3 to time T4. At this time, the current output to output port A2 stops, and all output current Is is output to output port A1, realizing the conversion from outputting electrical energy only through output port A2 to outputting electrical energy only through output port A1.

[0191] When the voltage of the ramp signal Vsw increases to its maximum value Vmax at time T4, the control terminal of switch Q3R changes from low to high, and the control terminal of switch Q1L changes from high to low. Therefore, both switches Q3R and Q1R are turned on at this time, while switches Q1L, Q2L, Q3L, and Q2R are turned off. This state is maintained from time T4 to time T5. Similarly, the period from time T4 to time T5 can be called the third switching time. The third switching time is generally short, which allows for rapid switching between output port A1 and output port A3 without current backflow.

[0192] After time T5, the above process continues to repeat in a loop.

[0193] To achieve the above process, the internal logic processing of the driver can be adjusted accordingly. Continuing with the timing diagram shown in Figure 19 as an example, the internal logic processing of the driver may include:

[0194] First, let's make some assumptions. For example, when M is 3, there are two reference processors and two comparators. We define the two reference processors as the first reference processor and the second reference processor, and the two comparators as the first comparator and the second comparator. Assume that the first comparator outputs H1L and H1R to the driver. Of course, the first comparator can also output H2L and H2R to the driver. Here, we will use the example of the first comparator outputting H1L and H1R to the driver for explanation. The second comparator outputs H3L and H3R to the driver, and the driver can obtain H2L and H2R based on H1L and H1R. The timing of H1L, H1R, H2L, H2R, H3L, and H3R can be seen in Figure 19.

[0195] The internal logic processing of the driver is shown in Figure 20. H3L can be used as a signal output to drive switch Q3L, and H3R can be used as a signal output to drive switch Q3R. After H3L and H3R are ANDed and invertered, Hc1 is obtained. Hc1 is then ANDed with H1L, H1R, H2L, and H2R respectively. The result of the AND operation between Hc1 and H1L can be used to drive switch Q1L, Hc1 and H1R can be used to drive switch Q1R, Hc1 and H2L can be used to drive switch Q2L, and Hc1 and H2R can be used to drive switch Q2R. This allows the driver to output six signals, thereby controlling switches Q1L, Q1R, Q2L, Q2R, Q3L, and Q3R to achieve the above process.

[0196] Figures 19 and 20 are explained using M=3 as an example. Of course, M can be 4, 5 or larger, in addition to 3. In this case, the internal logic processing of the driver can be adjusted accordingly to ensure that the driver can control the switching module 30 normally and to avoid the situation where all the switching transistors in multiple branches are turned on.

[0197] For example, referring to the timing diagram in Figure 21 when M is 4, the process of the driver controlling switches Q1L, Q1R, Q2L, Q2R, Q3L, Q3R, Q4L, and Q4R is basically similar to the timing diagram shown in Figure 19 above. The difference is that switches Q4L and Q4R are turned on first, and then the switching is switched to turn on switches Q3L and Q3R. The specific process includes:

[0198] When the ramp signal is less than the reference voltage Vp3 output by the reference processor connected to the output port A4, the control terminals of switches Q4L and Q4R are both high, so switches Q4L and Q4R are both turned on, while switches Q3L, Q3R, Q2L, Q2R, Q1L, and Q1R are all turned off. Is_max is sent to the output port A4, making the output port A4 a high-power port, so only the output port A4 outputs power.

[0199] As the voltage of the ramp signal Vsw gradually increases, when the voltage reaches the reference voltage Vp3 at time T6, the control terminal of switch Q3R changes from low to high, and the control terminal of switch Q4L changes from high to low. Therefore, at this time, both switches Q3R and Q4R are turned on, while switches Q1L, Q2L, Q3L, Q4L, Q2R, and Q1R are all turned off, and this state is maintained from time T6 to time T7. Since diode D4L is connected in parallel with switch Q4L and diode D3L is connected in parallel with switch Q3L, the output current I of converter 20 is... A portion of the current in output current s is sequentially supplied to output port A4 through diode D4L and switch Q4R, while another portion of the output current Is of converter 20 is sequentially supplied to output port A3 through diode D3L and switch Q3R. Furthermore, under the action of diodes D4L and D3L, no loop is formed between output port A4 and output port A3, and current does not flow back. Therefore, the period from time T6 to time T7 can be called the fourth switching time. The fourth switching time is generally short, which allows for rapid switching between output port A3 and output port A4 without current backflow.

[0200] From time T7 onwards, the control process is the same as when M is 3, and will not be described in detail here.

[0201] In other words, when M is 4, the switch in the branch connected to output port A4 is turned on first, followed by the switch in the branch connected to output port A3, the switch in the branch connected to output port A2, and the switch in the branch connected to output port A1 in sequence. This process is repeated.

[0202] To achieve this process, the internal processing logic of the driver can be seen in Figure 22. H4L can be used as the signal output for driving switch Q4L, and H4R can be used as the signal output for driving switch Q4R. After passing H4L and H4R through a logic AND and inverter, Hc2 is obtained. The signal for driving switch Q3L is output based on the result of the logic AND of Hc2 and H3L, and the signal for driving switch Q3R is output based on the result of the logic AND of Hc2 and H3R. The signals for driving switches Q3L and Q3R are then logically ANDed to obtain Hc3, and H4L and H4R are logically ANDed to obtain Hc4. Hc3 and Hc4 are then... After a logical OR and an inverter, Hc5 is obtained. The result of a logical AND operation between Hc5 and H1L is used to drive the signal of switch Q1L. The result of a logical AND operation between Hc5 and H1R is used to drive switch Q1R. The result of a logical AND operation between Hc5 and H2L is used to drive switch Q2L. The result of a logical AND operation between Hc5 and H2R is used to drive switch Q2R. This allows the driver to output eight signals, thereby controlling switches Q1L, Q1R, Q2L, Q2R, Q3L, Q3R, Q4L, and Q4R to achieve the above process.

[0203] Based on the timing and internal drive logic of the driver when M is 3 and M is 4, we can conclude that when M output ports correspond to M branches, when all the switches in the Mth branch are turned on, all the switches in the other branches are turned off. After all the switches in the Mth branch are turned off, when all the switches in the (M-1)th branch are turned on, all the switches from the (M-2)th branch to the first branch are turned off, and so on. This can avoid the situation where all the switches in multiple branches are turned on, thereby avoiding current backflow.

[0204] Furthermore, when controlling the switching transistors in each branch based on the ramp signal and reference voltage, it can be understood as follows: Since the indicator signal is output by the comparator according to the magnitude relationship between the reference signal and the ramp signal output by the corresponding reference processor, M-1 comparators will output M-1 indicator signals. These indicator signals can reflect the magnitude relationship between the reference signal and the ramp signal output by the M-1 reference processors. Therefore, when the driver divides any period of the ramp signal based on these indicator signals, it can be seen as dividing any period of the ramp signal into M first windows and multiple second windows based on the M-1 reference voltages. A second window is set between any two first windows. The M first windows are determined according to the magnitude relationship between the reference signal and the ramp signal output by the M-1 reference processors. The first window is used to control the switching transistors of one branch in the M branches to conduct, and different first windows in the same period control different branches, such as the i-th branch. In a first window, all switches in the j-th branch are turned on. The values ​​of i and j are integers from 1 to M, and i and j can be the same or different. This allows switches in different branches within different first windows to be turned on, thus enabling power output through different output ports within different first windows. The second window is used to switch between different branches. When reaching the second window between any two adjacent first windows, the switches in the branches corresponding to those two adjacent first windows that are not directly connected to the converter can be turned on, and the switches in the branches corresponding to those two adjacent first windows that are directly connected to the converter can be turned off. Since the control switch has a diode, by setting the conduction direction of the diode, power can be output to the corresponding output port through the diode and the switches not directly connected to the converter in the second window, thus enabling the switching from outputting power through one output port to outputting power through another output port. The first switching time, the second switching time, the third switching time, and the fourth switching time mentioned above all belong to the second window, while the time from T1 to T2, from T3 to T4, and from T7 to T0 mentioned above all belong to the first window.

[0205] When controlling the switching transistors in each branch based on square wave signals and duty cycles, the method of dividing the period is basically similar to that when controlling the switching transistors in each branch based on ramp signals and reference voltages. The difference is that: any period of the square wave signal is divided by M-1 duty cycles, the reference signal is used to represent the conduction time, and M first windows are used to determine the conduction time and square wave signal based on the output of M-1 reference processors, thereby enabling control of different branches.

[0206] It should be understood that the structure of the power supply device in this embodiment is similar to the structure of the power supply device in the embodiments described in Figures 3, 14 or 16 above. Please refer to the relevant descriptions in the above embodiments. Repeated descriptions will not be repeated.

[0207] Obviously, those skilled in the art can make various modifications and variations to the embodiments of this application without departing from the spirit and scope of the embodiments of this application. Therefore, if these modifications and variations to the embodiments of this application fall within the scope of the claims of this application and their equivalents, this application also intends to include these modifications and variations.

Claims

1. A power supply device, characterized in that, include: The system comprises a converter, a switch module, a switch control module, and M output ports, where M is an integer greater than 1. The converter is connected to the switch module, and the switch module is also connected to the switch control module and the M output ports. The switch control module is also connected to M-1 of the M output ports. The switch control module is used to: output a control signal to the switch module according to the output signals of the M-1 output ports and the frequency of the output current of the converter; the frequency of the output current of the converter is used to determine the frequency of the control signal, and the output signals of the M-1 output ports are used to adjust the conduction time of the converter and any one of the M output ports; The switching module is used to control the connection between the converter and the M output ports according to the control signal.

2. The power supply apparatus according to claim 1, wherein The converter includes an output controller and an output switch, wherein the output controller is used to control the output switch, and the converter outputs current when the output switch is turned on. The input terminal of the switch control module is connected to the output controller. The switch control module is specifically used to output the control signal based on the output signals of the M-1 output ports and the frequency at which the output controller controls the output switch.

3. The power supply apparatus of claim 1, wherein The converter includes an output controller and an output switch, wherein the output controller is used to control the output switch, and the converter outputs current when the output switch is turned on. The input terminal of the switch control module is connected to the output switch. The switch control module is specifically used to output the control signal based on the output signals of the M-1 output ports and the switching frequency of the output switch.

4. The power supply device according to any one of claims 1 to 3, wherein The switch control module includes a driver and a signal generation unit. The signal generation unit is connected to the M-1 output ports, the driver, and the converter, respectively. The driver is also connected to the switch module. The signal generating unit is used to: output an indication signal based on the frequency of the converter's output current and the output signal of the connected output port; The driver is used to: output the control signal to the switch module according to the indication signal.

5. The power supply apparatus of claim 4, wherein The signal generation unit includes: a synchronization generator, M-1 comparators, and M-1 reference processors, wherein the M-1 comparators correspond one-to-one with the M-1 reference processors; The first input terminal of each of the M-1 comparators is connected to the output terminal of the synchronization generator; the second input terminal of each comparator is connected to the output terminal of the corresponding reference processor; the output terminal of each comparator is connected to the input terminal of the driver; the input terminal of each of the M-1 reference processors is connected to one of the M-1 output ports; different reference processors of the M-1 reference processors are connected to different output ports of the M-1 output ports; the input terminal of the synchronization generator is connected to the converter. The synchronization generator is used to generate a target signal based on the frequency of the output current of the converter, wherein the target signal is a ramp signal. Each reference processor is configured to: output a reference signal based on the output signal of the connected output port; the output signal includes at least one of output voltage and output current; Each comparator is used to output the indication signal based on the magnitude relationship between the reference signal output by the corresponding reference processor and the ramp signal.

6. The power supply apparatus of Claim 5, wherein The power supply device further includes a controller, which is connected to the synchronization generator and the M output ports respectively. The controller is used to: acquire the power supply power of the terminal device connected to each of the M output ports, and output the acquired power supply power to the synchronization generator. The synchronization generator is also used to generate the ramp signal based on the obtained power supply and the frequency of the converter's output current.

7. The power supply apparatus according to claim 5 or 6, wherein The switching module includes M branches, each of which is connected to one of the M output ports. Each of the M branches includes multiple control switches connected in series. Each control switch includes a diode and a switching transistor connected in parallel. At least some of the diodes in the same branch have opposite conduction directions. The control terminal of the switching transistor is connected to the driver. The reference signals output by the different reference processors are different. The driver is specifically used to: output the control signal according to the indication signals output by the M-1 comparators; The control signal includes M first windows and at least one second window in any period. The first window is used to control the conduction of each switch in one of the M branches. Different first windows in the same period control different branches. The M first windows are determined according to the relationship between the reference signal output by the M-1 reference processors and the ramp signal. The second window is located between two adjacent first windows and is used to control the conduction of the switches in the branches corresponding to the two adjacent first windows that are not directly connected to the converter.

8. The power supply apparatus according to claim 5 or 6, wherein The value of M is 2. The switching module includes a first branch and a second branch. The first branch and the second branch are respectively connected to two output ports one-to-one. Each of the first branch and the second branch includes multiple control switches connected in series. Each of the multiple control switches includes a diode and a switching transistor connected in parallel. At least some of the diodes in the same branch have opposite conduction directions. The control terminal of the switching transistor is connected to the driver. The switching transistor in the first branch and the second branch that is directly connected to the converter is the first switching transistor. The switching transistor in the first branch and the second branch that is not directly connected to the converter is the second switching transistor. The driver is specifically used for: The indication signal is used as a first control signal for controlling the first switch in the first branch; according to the indication signal, a second control signal for controlling the second switch in the first branch, a third control signal for controlling the first switch in the second branch, and a fourth control signal for controlling the second switch in the second branch are output respectively. Wherein, within any period of the ramp signal, During the time period when the ramp signal is less than the reference signal, the first control signal is used to control the first switch in the first branch to turn on, the second control signal is used to control the second switch in the first branch to turn on, the third control signal is used to control the first switch in the second branch to turn off, and the fourth control signal is used to control the second switch in the second branch to turn off. During a first preset time period starting from the moment when the ramp signal equals the reference signal, the first control signal is used to control the first switch in the first branch to turn off, the second control signal is used to control the second switch in the first branch to turn on, the third control signal is used to control the first switch in the second branch to turn off, and the fourth control signal is used to control the second switch in the second branch to turn on. From the end of the first preset time period to the end of the cycle, the first control signal is used to control the first switch in the first branch to turn off, the second control signal is used to control the second switch in the first branch to turn off, the third control signal is used to control the first switch in the second branch to turn on, and the fourth control signal is used to control the second switch in the second branch to turn on.

9. The power supply apparatus of claim 4, wherein The signal generation unit includes: a synchronization generator and M-1 reference processors; The synchronization generator is connected to the converter and the driver respectively; the input terminal of each of the M-1 reference processors is connected to one of the output ports of the M-1 output ports, the output terminal of each reference processor is connected to the driver, and different reference processors of the M-1 reference processors are connected to different output ports of the M-1 output ports. The synchronization generator is used to generate a target signal based on the frequency of the output current of the converter, wherein the target signal is a square wave signal. Each reference processor is configured to: generate a reference signal based on the output signal of the connected output port; the indication signal includes the square wave signal and the reference signal; the output signal includes at least one of output voltage and output current; The driver is specifically used to output the control signal based on the square wave signal and the reference signal.

10. The power supply device according to any one of claims 5 to 9, wherein The converter includes an output controller and an output switch, wherein the output controller is used to control the output switch, and the converter outputs current when the output switch is turned on. The input terminal of the synchronization generator is connected to the output controller.

11. The power supply apparatus of any one of claims 5 to 9, wherein The converter includes an output controller and an output switch, wherein the output controller is used to control the output switch, and the converter outputs current when the output switch is turned on. The input terminal of the synchronization generator is connected to the output switch.

12. The power supply apparatus of claim 9, wherein The switching module includes M branches, each of which is connected to one of the M output ports. Each of the M branches includes multiple control switches connected in series. Each control switch includes a diode and a switching transistor connected in parallel. At least some of the diodes in the same branch have opposite conduction directions. The control terminal of the switching transistor is connected to the driver. The driver is specifically used to: output the control signal based on the reference signal output by the M-1 reference processors and the square wave signal; The control signal includes M first windows and at least one second window in any period. The first window is used to control the conduction of each switch in one of the M branches. Different first windows in the same period control different branches. The reference signal is used to represent the conduction time. The M first windows are determined based on the conduction time output by the M-1 reference processors and the square wave signal. The second window is located between two adjacent first windows and is used to control the conduction of switches in the branches corresponding to the two adjacent first windows that are not directly connected to the converter.

13. The power supply apparatus of claim 9, wherein The value of M is 2. The switch module includes a first branch and a second branch. The first branch and the second branch are respectively connected to two output ports one by one. Each of the first branch and the second branch includes multiple control switches connected in series. Each of the multiple control switches includes a diode and a switching transistor connected in parallel. At least some of the diodes in the same branch have opposite conduction directions. The control terminal of the switching transistor is connected to the driver. During any period of the square wave signal, the control signal is used to: When the square wave signal is within the time period represented by the reference signal, control each switch of the first branch to turn on and control each switch of the second branch to turn off. When the square wave signal is in the second preset time period after the conduction time, the switching transistors in the first branch and the second branch that are not directly connected to the converter are turned on, and the switching transistors in the first branch and the second branch that are directly connected to the converter are turned off. When the square wave signal is between the end of the second preset time period and the end of the period, the switches of the second branch are turned on, and the switches of the first branch are turned off.

14. The power supply apparatus according to any one of claims 4, 5, 6, 9, 10, 11, wherein The switching module includes M branches, each of which is connected to one of the M output ports. Each of the M branches includes multiple control switches connected in series. Among the multiple control switches in each branch, the control switch directly connected to the converter is the first control switch, and the control switch not directly connected to the converter is the second control switch. The first control switch includes a diode and a switching transistor connected in parallel. The positive terminal of the diode is connected to the second control switch in the branch, and the negative terminal of the diode is used for input current. The control terminal of the switching transistor is connected to the converter. The converter is used to control the switching transistor in the first control switch in any branch to conduct in response to detecting current flowing through it. The second control switch is connected to the driver, which is specifically used to control the second control switch according to the indication signal.

15. The power supply device according to any one of claims 5 to 13, wherein One of the M-1 reference processors includes: a first sampler and a second sampler, the first sampler and the second sampler are connected in series, the first sampler is connected to a corresponding output port, the second sampler is connected to a first output port, and the first output port is the output port among the M output ports that is not connected to the signal generating unit.

16. The power supply apparatus of any one of claims 1-15, wherein, The power supply device further includes a feedback module, which is connected to the converter. The feedback module is also connected to at least one of the M output ports, and the at least one output port includes a first output port, which is the output port among the M output ports that is not connected to the switch control module. The feedback module is used to: output a feedback signal to the converter based on the output signal of the connected output port; the output signal includes at least one of output voltage and output current; The converter is used to adjust the output current of the converter according to the feedback signal.

17. The power supply apparatus of any one of claims 1-16, wherein, The frequency of the control signal is 1 / n times the frequency of the converter's output current, where n is a positive number.

18. A power supply control method applied to a power supply device, characterized by, The power control method includes: A control signal is determined based on the output signals of M-1 out of M output ports and the frequency of the converter's output current; the frequency of the converter's output current is used to determine the frequency of the control signal, and the output signals of the M-1 output ports are used to adjust the conduction time of the converter and any one of the M output ports; The connection between the converter and the M output ports is controlled according to the control signal; The power supply device includes: the converter, the switching module, the M output ports, and the switching control module. The switching module is connected to the converter, the M output ports, and the switching control module, respectively. The control signal is determined by the switching control module, and the switching control module is connected to the M-1 output ports.

19. The power control method of claim 18, wherein, Based on the output signals of M-1 out of the M output ports and the frequency of the converter's output current, the control signals are determined, including: The converter includes an output controller and an output switch. The output controller is used to control the output switch. When the output switch is turned on and the converter outputs current, the control signal is determined based on the output signals of the M-1 output ports and the frequency at which the output controller controls the output switch.

20. The power control method of claim 18, wherein, Based on the output signals of M-1 out of the M output ports and the frequency of the converter's output current, the control signals are determined, including: The converter includes an output controller and an output switch. The output controller is used to control the output switch. When the output switch is turned on and the converter outputs current, the control signal is determined based on the output signals of the M-1 output ports and the switching frequency of the output switch.

21. The power control method of claim 20, wherein, The control signal is determined based on the output signals of the M-1 output ports and the switching frequency of the output switches, including: The control signal is determined based on at least one of the first signal and the second signal, and the output signals of the M-1 output ports; when the first terminal of the output switch is used to connect to the output terminal of the converter, the first signal is: the pulse signal input to the control terminal of the output switch; the second signal is: the pulse signal at the first terminal of the output switch.

22. The power control method of claim 21, wherein, The first signal is: the pulse signal after removing interference signals from the signal input to the control terminal of the output switch; the second signal is: the pulse signal after removing interference signals from the signal at the first terminal of the output switch.

23. The power control method according to any one of claims 18 to 22, wherein Based on the output signals of M-1 out of the M output ports and the frequency of the converter's output current, the control signals are determined, including: A target signal is generated based on the frequency of the output current of the converter; the target signal includes a ramp signal or a square wave signal. Based on the output signals of the M-1 output ports, M-1 reference signals are output; the output signals include at least one of output voltage and output current; The control signal is determined based on the target signal and the M-1 reference signals.

24. The power control method of claim 23, wherein, Based on the frequency of the converter's output current, a target signal is generated, including: When the target signal is a ramp signal, the power supply of the terminal device connected to each of the M output ports is obtained; The ramp signal is generated based on the obtained power supply and the frequency of the converter's output current.

25. The power control method according to any one of claims 18 to 24, wherein Each cycle of the control signal includes M first windows and at least one second window. The first window is used to control the conduction of each switch in one of the M branches. Different first windows in the same cycle control different branches. The M first windows are determined based on the M-1 reference signals and the target signal. The second window is located between two adjacent first windows and is used to control the conduction of switches in the branches corresponding to the two adjacent first windows that are not directly connected to the converter. The switching module is used to control the connection between the converter and the M output ports according to the control signal. The switching module includes the M branches, which are connected one-to-one with the M output ports. Each of the M branches includes multiple control switches connected in series. Each of the multiple control switches includes a diode and a switching transistor connected in parallel. At least some of the diodes in the same branch have opposite conduction directions. The control terminal of the switching transistor is connected to the switching control module.

26. The power control method according to any one of claims 18 to 24, wherein Also includes: In response to detecting current flowing through any branch, the converter controls the switching transistor in the first control switch of that branch to turn on; Determining the control signal based on the target signal and the reference signal includes: controlling a second control switch based on the target signal and the reference signal; The switching module is used to control the connection between the converter and the M output ports according to the control signal. The switching module includes M branches, each of which is connected to one of the M output ports. Each of the M branches includes multiple control switches connected in series. Among the multiple control switches in each branch, the control switch directly connected to the converter is the first control switch, and the control switch not directly connected to the converter is the second control switch. The first control switch includes a diode and a switching transistor connected in parallel. The anode of the diode is connected to the second control switch in its branch, and the cathode of the diode is used for input current. The control terminal of the switching transistor is connected to the converter. The second control switch is connected to the switching control module.

27. A power utilization system, comprising: include: The terminal device and the power supply device as described in any one of claims 1-17, wherein the power interface of the terminal device is used to connect to the output port of the power supply device.