Sending replay protected monotonic counter commands to a memory device

By incorporating replay protected monotonic counter commands with authentication, non-volatile memory devices mitigate hardware attacks, enhancing security and performance by ensuring valid responses and reducing false failures.

WO2026128162A1PCT designated stage Publication Date: 2026-06-18QUALCOMM INC

Patent Information

Authority / Receiving Office
WO · WO
Patent Type
Applications
Current Assignee / Owner
QUALCOMM INC
Filing Date
2025-11-13
Publication Date
2026-06-18

Smart Images

  • Figure US2025055361_18062026_PF_FP_ABST
    Figure US2025055361_18062026_PF_FP_ABST
Patent Text Reader

Abstract

Various aspects of the present disclosure generally relate to memory systems. In some aspects, a controller may send, to a memory device, a replay protected monotonic counter (RPMC) command associated with a hardware attack protection, wherein the RPMC command is one of: a write root key register command, an update hash-based message authentication code (HMAC) key register command, a request monotonic counter (MC) command, or an increment MC command. The controller may send, to the memory device, a read data command based at least in part on the write root key register command, the update HMAC key register command, the request MC command, or the increment MC command. Numerous other aspects are described.
Need to check novelty before this filing date? Find Prior Art