Display device

By employing multiple connection lines and dummy lines in the display device, the reflection difference problem caused by the connection lines is solved, resulting in a smaller bezel and improved display quality.

CN112783362BActive Publication Date: 2026-01-06SAMSUNG DISPLAY CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202011186914.3
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Priority Date
2019-11-01
Filing Date
2020-10-30
Publication Date
2026-01-06
Estimated Expiration
2040-10-30

AI Technical Summary

Technical Problem

In existing display devices, the presence of connecting wiring causes users to perceive patterns formed by differences in reflection, affecting display quality.

Method used

The design employs multiple connecting wires and dummy wires. The connecting wires extend in different directions and overlap with the dummy wires to form a break. Dummy wires are placed on the same layer, and a constant voltage is applied to reduce the border and prevent visual distinction.

Benefits of technology

This reduces the bezel size while improving display quality, avoiding visual differences between wired and unwired areas, and enhancing the user experience.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN112783362B_ABST
    Figure CN112783362B_ABST
Patent Text Reader

Abstract

A display device can include a first display area and a second display area adjacent to the first display area in a first direction. The display device can include a plurality of driving elements, a light emitting element which can include a pixel electrode electrically connected to a corresponding driving element of the plurality of driving elements, a signal wiring which delivers a driving signal to the driving elements, and a plurality of connection wirings which deliver a driving signal to the signal wiring disposed in the second display area. At least one connection wiring of the plurality of connection wirings can include a signal delivery portion and a dummy portion. The signal delivery portion and the dummy portion can extend in different directions to form a matrix having a disconnected portion. The pixel electrode can overlap the disconnected portion in an area where the connection wiring is disposed.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The embodiments relate to display devices. Background Technology

[0002] Display devices typically include a display area and a peripheral area surrounding the display area, which may be a non-display area. Recently, display devices with rounded or chamfered corners or those displaying images through side surfaces are being developed.

[0003] To reduce the peripheral area, connecting wires can be routed through a portion of the display area to transmit signals to another portion. However, in this case, the user may perceive a pattern formed by the difference in reflection between areas with and without connecting wires.

[0004] It should be understood that this background section is partly intended to provide useful context for understanding the technology. However, this background section may also include ideas, concepts, or knowledge that were not known or understood by a person skilled in the art prior to the relevant valid filing date of the subject matter disclosed herein. Summary of the Invention

[0005] The embodiments provide a display device with reduced bezels and improved display quality.

[0006] According to an embodiment, a display device may include a first display area and a second display area adjacent to the first display area in a first direction. The display device may include: a plurality of driving elements; a light-emitting element, which may include pixel electrodes electrically connected to corresponding driving elements among the plurality of driving elements; signal wiring for transmitting driving signals to the driving elements; and a plurality of connecting wires for transmitting driving signals to signal wiring disposed in the second display area. At least one of the plurality of connecting wires may include a first signal transmission portion extending in the first direction, a second signal transmission portion extending in a second direction, and a dummy portion extending in a direction intersecting the first and second signal transmission portions. The pixel electrode may overlap with the gap between the dummy portions of adjacent connecting wires in the area where the connecting wires may be disposed.

[0007] In an embodiment, the display device may further include a plurality of dummy wires disposed in an area where the connection wires are not disposed, wherein at least one of the plurality of dummy wires may include an extension portion extending in the first direction and in the second direction.

[0008] In one embodiment, the pixel electrode may overlap with the gap between the extension portion of an adjacent dummy wiring in the region where the dummy wiring may be provided.

[0009] In this embodiment, the connection wiring and the dummy wiring can be disposed on the same layer.

[0010] In one embodiment, a constant voltage may be applied to the dummy wiring.

[0011] In an embodiment, the width of the gap can be in the range of approximately 1 μm to approximately 5 μm.

[0012] In an embodiment, the display device may further include: a driving voltage line that overlaps with a portion of the connection wiring and extends in the second direction.

[0013] In one embodiment, the display device may further include an organic insulating layer disposed between the pixel electrode and the connection wiring. The thickness of the organic insulating layer may be approximately... up to approximately Within the range.

[0014] In an embodiment, the organic insulating layer may include a lower insulating layer and an upper insulating layer.

[0015] In one embodiment, the signal wiring can transmit data signals to the driving element.

[0016] In one embodiment, the signal wiring may be disposed below the connection wiring.

[0017] In one embodiment, the display device may further include a touch sensing component disposed on the light-emitting element. The touch sensing component may include a sensing conductive pattern that may overlap with the gap.

[0018] In an embodiment, the width of the sensing conductive pattern may be greater than the width of the gap.

[0019] In one embodiment, the display device may further include pad electrodes adjacent to the first display area in the second direction. The connection wiring may be electrically connected to the pad electrodes.

[0020] In one embodiment, the second display area may display an image in a different direction than the first display area.

[0021] According to an embodiment, a display device may include a first display area and a second display area adjacent to the first display area in a first direction. The display device may include: a plurality of driving elements; light-emitting elements, including pixel electrodes electrically connected to corresponding driving elements among the plurality of driving elements; signal wiring for transmitting driving signals to the driving elements; and a plurality of connecting wires for transmitting driving signals to signal wiring disposed in the second display area. At least one of the plurality of connecting wires may include a signal transmission portion and a dummy portion. The signal transmission portion and the dummy portion may extend in different directions to form a matrix with disconnected portions. The pixel electrodes may overlap with the disconnected portions in the area where the connecting wires are disposed.

[0022] In an embodiment, the gap between the dummy portion of the first connecting wire and the signal transmission portion of the second connecting wire adjacent to the first connecting wire can be the disconnected portion.

[0023] In an embodiment, the gap between the dummy portion of the first connecting wire and the dummy portion of the second connecting wire adjacent to the first connecting wire can be the disconnected portion.

[0024] In an embodiment, at least one of the plurality of connection wirings may include: a first signal transmission portion extending in the first direction; and a second signal transmission portion extending in a second direction. The dummy portion may extend in a direction perpendicular to at least one of the first signal transmission portion and the second signal transmission portion.

[0025] In an embodiment, the display device may further include a plurality of dummy wires disposed in an area where the connecting wires may not be provided. At least one of the plurality of dummy wires may include an extension portion extending in different directions to form a matrix with disconnected portions.

[0026] In one embodiment, the pixel electrode may overlap with the disconnected portion of the dummy wiring in the region where the dummy wiring is provided.

[0027] In this embodiment, the connection wiring and the dummy wiring can be disposed on the same layer.

[0028] In one embodiment, a constant voltage may be applied to the dummy wiring.

[0029] In one embodiment, the display device may further include: an organic insulating layer disposed between the pixel electrode and the connection wiring, wherein the thickness of the organic insulating layer may be approximately up to approximately Within the range.

[0030] In an embodiment, the organic insulating layer may include a lower insulating layer and an upper insulating layer.

[0031] In an embodiment, the display device may further include a touch sensing component disposed on the light-emitting element and including a sensing conductive pattern, and the sensing conductive pattern may overlap with the disconnected portion.

[0032] According to an embodiment, a display device may include connecting wiring that passes through the display area. Therefore, the display device can have a reduced bezel. Furthermore, it can prevent the area where the connecting wiring is located from being visually distinguished from other areas where the connecting wiring is not located. Attached Figure Description

[0033] Aspects of one or more embodiments will become clearer from the following detailed description taken in conjunction with the accompanying drawings, in which:

[0034] Figure 1 This is a perspective view showing a display device according to an embodiment;

[0035] Figure 2 It shows the unfolded state. Figure 1 A plan view of the display device;

[0036] Figure 3 yes Figure 2 A magnified view of the area;

[0037] Figure 4 This is an equivalent circuit diagram of the pixels of the display device according to an embodiment;

[0038] Figure 5A , Figure 5B and Figure 5C It shows Figure 3 A plan view of the first to fourth pixel regions of the display device;

[0039] Figure 6 It is along Figure 5C A schematic cross-sectional view of line I-I';

[0040] Figure 7 It shows Figure 6 An enlarged schematic cross-sectional view of region "A";

[0041] Figures 8 to 10 This is a schematic cross-sectional view illustrating a method for manufacturing a display device according to an embodiment;

[0042] Figure 11 It shows Figure 10An enlarged schematic cross-sectional view of region "A";

[0043] Figure 12A It is a digital image of a display device manufactured according to Example 1;

[0044] Figure 12B It is a digital image of a display device manufactured according to Example 2;

[0045] Figure 12C It is a digital image of a display device manufactured according to Example 3;

[0046] Figure 13 This is a plan view showing the pixel area of ​​a display device according to an embodiment;

[0047] Figure 14 It is along Figure 13 A schematic cross-sectional view taken by line I-I'; and

[0048] Figure 15 This is a plan view showing the pixel area of ​​a display device according to an embodiment. Detailed Implementation

[0049] The display device and method for manufacturing the display device according to the embodiments will be described below with reference to the accompanying drawings, which illustrate embodiments. The same or similar reference numerals may be used for the same or similar components.

[0050] In order to describe embodiments of this disclosure, some components that are not related to the description may be omitted, and throughout the specification, the same reference numerals refer to the same elements.

[0051] As used herein, the term “and / or” includes any and all combinations of one or more of the associated listed items. Throughout this disclosure, the expression “at least one of a, b, and c” indicates only a, only b, only c, both a and b, both a and c, both b and c, all a, b, and c, or variations thereof.

[0052] The terms “and” and “or” can be used in the sense of combination or separation and can be understood as equivalent to “and / or”. In this specification and claims, for the purposes of its meaning and interpretation, the phrase “at least one” is intended to include the meaning of “at least one selected from the group of…”. For example, “at least one of A and B” can be understood to mean “A, B, or A and B”.

[0053] It will be understood that although the terms “first,” “second,” etc., may be used herein to describe various components, these components should not be limited by these terms. These terms are used only to distinguish one component from another. For example, a first element referred to as a first element in one embodiment may be referred to as a second element in another embodiment without departing from the scope of the appended claims.

[0054] As used herein, unless the context clearly indicates otherwise, the singular forms “a,” “an,” and “the” are also intended to include the plural forms.

[0055] It will also be understood that when the terms “comprises and / or comprising,” “includes and / or including,” and “have and / or having” are used in this specification, they may indicate the presence of the listed features, integers, steps, operations, elements, and / or components, but do not exclude the presence or addition of other features, integers, steps, operations, elements, components, and / or any combination thereof.

[0056] When a layer, film, region, substrate, area, or element is referred to as being "on" another layer, film, region, substrate, area, or element, it may be directly on the other layer, film, region, substrate, area, or element, or there may be an intermediate layer, film, region, substrate, area, or element between them. Conversely, when a layer, film, region, substrate, area, or element is referred to as being "directly on" another layer, film, region, substrate, area, or element, there may be no intermediate layer, film, region, substrate, area, or element between them. Furthermore, when a layer, film, region, substrate, area, or element is referred to as being "below" another layer, film, region, substrate, area, or element, it may be directly below the other layer, film, region, substrate, area, or element, or there may be an intermediate layer, film, region, substrate, area, or element between them. Conversely, when a layer, film, region, substrate, area, or element is referred to as being "directly below" another layer, film, region, substrate, area, or element, there may be no intermediate layer, film, region, substrate, area, or element between them. Furthermore, "above" or "on" can include being located on or below an object and does not necessarily imply a direction based on gravity.

[0057] For ease of description, the spatial relative terms “below,” “under,” “down,” “above,” or “above,” etc., may be used herein to describe the relationship between one element or component and other elements or components as shown in the accompanying drawings. It will be understood that, in addition to the orientation depicted in the drawings, the spatial relative terms are also intended to cover different orientations of the device during use or operation. For example, in the case where the device shown in the drawings is flipped, a device positioned “below” or “under” another device may be positioned “above” the other device. Thus, the exemplary term “below” may include both a lower and an upper position. The device may also be oriented in other directions, and therefore the spatial relative terms may be interpreted differently depending on the orientation.

[0058] For ease of illustration, the dimensions of the components in the accompanying drawings may be enlarged. In other words, since the dimensions and thicknesses of the components in the accompanying drawings are arbitrarily shown for ease of illustration, the following description is not limited thereto.

[0059] Additionally, the terms "overlapping" or "coinciding" mean that the first object may be above, below, or to the side of the second object, and vice versa. Furthermore, the term "overlapping" can include stacking, overlapping, facing or oriented towards, extending over, covering, or partially covering, or any other suitable term as will be recognized and understood by one of ordinary skill in the art. The terms "facing" and "oriented towards" mean that the first element may be directly or indirectly opposite the second element. In the case where a third element is located between the first and second elements, the first and second elements can be understood as being indirectly opposite each other, although still facing each other. When an element is described as "not overlapping" or "not coinciding" with another element, this can include elements spaced apart from each other, offset from each other, or separated from each other, or any other suitable term as will be recognized and understood by one of ordinary skill in the art.

[0060] In the specification, expressions such as "A and / or B" indicate A, B, or A and B. Furthermore, expressions such as "at least one of A and B" indicate A, B, or A and B.

[0061] In the following embodiments, when a component is referred to as “on a plane”, it should be understood as the component being viewed from above, and when a component is referred to as “on a schematic cross-section”, it should be understood as the component being cut vertically and viewed from the side.

[0062] It will be understood that when a layer, region, or component is referred to as "connected" or "bonded" to another layer, region, or component, it may be "directly connected" or "directly bonded" to the other layer, region, or component, and / or may be "indirectly connected" or "indirectly bonded" to the other layer, region, or component, with other layers, regions, or components between them. For example, it will be understood that when a layer, region, or component is referred to as "electrically connected" or "electrically bonded" to another layer, region, or component, it may be "directly electrically connected" or "directly electrically bonded" to the other layer, region, or component, and may be "indirectly electrically connected" or "indirectly electrically bonded" to the other layer, region, or component, with other layers, regions, or components between them.

[0063] In addition, when a component is referred to as being "in contact" or "in contact" with another component, the component may be in "electrical contact" or "physical contact" with the other component, or in "indirect contact" or "direct contact" with the other component.

[0064] Given the measurements discussed and the errors associated with the measurement of a particular quantity (i.e., limitations of the measurement system), as used herein, “about” or “approximately” includes the listed values ​​and means within an acceptable range of deviation from the particular value as determined by one of ordinary skill in the art. For example, “about” may mean within one or more standard deviations, or within ±30%, ±20%, ±10%, ±5% of the listed values.

[0065] In the examples below, DR1, DR2, and DR3 (not shown) are not limited to the three axes of a Cartesian coordinate system and can be interpreted in a broader sense. For example, DR1, DR2, and DR3 (not shown) can be perpendicular to each other, or they can represent different directions that are not perpendicular to each other.

[0066] Unless otherwise defined, all terms used herein (including technical and scientific terms) shall have the same meaning as commonly understood by one of ordinary skill in the art to which the embodiments pertain. Furthermore, it will be further understood that, unless so explicitly defined herein, terms (such as those defined in a general dictionary) should be interpreted as having a meaning consistent with their meaning in the context of the relevant field and should not be interpreted as having an ideal or overly formal meaning.

[0067] Figure 1 This is a perspective view showing a display device according to an embodiment. Figure 2 It shows the unfolded state. Figure 1 A plan view of the display device.

[0068] Reference Figure 1 and Figure 2The display device 10 may include a display area for displaying an image and a peripheral area PA surrounding or adjacent to the display area but not displaying an image.

[0069] An image can be displayed in a display area, and pixel areas can be arranged or set in the display area. In an embodiment, the display area may include a first display area AA and a second display area EAA.

[0070] For example, the first display area AA can have an overall rectangular shape, and its corner CNR can have a chamfered shape. In an embodiment, although not shown, the corner CNR can have a basically rounded shape.

[0071] In this embodiment, the first display area AA and the second display area EAA can display images in different directions. For example, the first display area AA can be a front display area that displays images upwards, while the second display area EAA can be a side display area that displays images sideways. For example, the second display area EAA can extend from the edge of the first display area AA and can be curved. For example, the second display area EAA can extend in a direction substantially perpendicular to the display surface of the first display area AA. Therefore, the display device can achieve multi-directional display. In this embodiment, when the display device 10 can be unfolded, at least one second display area EAA can be adjacent to the first display area AA in the first direction D1.

[0072] In one embodiment, the display device 10 may include four side display areas. However, the embodiment is not limited to this. For example, the display device may include one, two, or three side display areas.

[0073] The peripheral region PA may include a pad region PAD in which pad electrodes can be disposed. For example, the pad region PAD may be disposed on the side of the peripheral region PA. In an embodiment, the pad region PAD may have a shape extending in a first direction D1. Furthermore, the pad region PAD may be adjacent to the first display region AA in a second direction D2 that is substantially perpendicular to the first direction D1. A second display region EAA may be disposed between the pad region PAD and the first display region AA. However, the embodiment is not limited thereto. For example, the second display region EAA may not be disposed between the pad region PAD and the first display region AA.

[0074] Figure 3 yes Figure 2 A magnified view of the area. As an example, Figure 3 yes Figure 2 A magnified view of the lower left corner area.

[0075] Reference Figures 1 to 3The display device may include signal wiring to provide drive signals or power to the display area. For example, the display device may include data lines DL1, DLn, and DLm to provide data signals to the display area. The display device may include connection wiring that passes through the display area to transmit data signals to a portion or area of ​​the data lines DL1, DLn, and DLm.

[0076] Data lines DL1, DLn, and DLm can extend in the second direction D2. Data lines DL1, DLn, and DLm can include a first data line DL1, an nth data line DLn, and an mth data line DLm. For example, n can be a natural number greater than or equal to 2, and m can be a natural number greater than n.

[0077] The connection wiring can receive data signals from the pad area PAD and can transmit the data signals to a part of the data line.

[0078] Each connection cabling may include a signal transmission portion and a dummy portion. For example, a first connection cabling may include a first signal transmission portion CLH and a second signal transmission portion CLV that may extend in different directions. For example, the first signal transmission portion CLH may extend in a first direction D1, and the second signal transmission portion CLV may extend in a second direction D2.

[0079] The signal transmission sections CLH and CLV can form a path for transmitting drive signals (data signals). A dummy section can extend from the signal transmission sections CLH and CLV in a different direction. The construction of the dummy section will be explained more fully in the following description.

[0080] For example, the first connection wiring can be electrically connected to the first data line DL1. In Figure 3 In the diagram, the first connection wiring is shown as contacting the first data line DL1 in the non-display area and corner CNR (indicated by dots in the drawing). However, the embodiment is not limited to this. For example, the first data line DL1 and the first signal transmission portion CLH of the first connection wiring may be in electrical contact with each other in the second display area EAA.

[0081] In an embodiment, the pixel region may include a first pixel region PXa overlapping with the m-th data line DLm in the first display region AA, a second pixel region PXb overlapping with the second signal transmission portion CLV of the first connection wiring in the first display region AA, a third pixel region PXc overlapping with the first signal transmission portion CLH of the first connection wiring in the first display region AA, and a fourth pixel region PXd overlapping with the second signal transmission portion CLV of the first connection wiring in the second display region EAA. Furthermore, the fourth pixel region PXd may overlap with the first data line DL1.

[0082] The first pixel region PXa can be a pixel region in which no connecting wiring is required. The second pixel region PXb, the third pixel region PXc, and the fourth pixel region PXd can be pixel regions that overlap with connecting wiring.

[0083] For example, the first connection wiring may include a first signal transmission portion CLH and a second signal transmission portion CLV. The first signal transmission portion CLH may extend continuously in a first direction D1 in the first display area AA and the second display area EAA. The second signal transmission portion CLV may extend in a second direction D2 in the first display area AA and the second display area EAA.

[0084] In this embodiment, the first connection wiring can be electrically connected to the pad area PAD. A portion of the first connection wiring can be located in the first display area AA. Therefore, the wiring that can transmit the drive signal to the first data line DL1 does not need to be located in the non-display area adjacent to the corner CNR. Therefore, the size of the non-display area can be reduced.

[0085] Figure 4 This is an equivalent circuit diagram of the pixels of a display device according to an embodiment.

[0086] In an embodiment, such as Figure 4 As shown, the display device may include pixels PX capable of displaying an image corresponding to a video signal and signal wiring. Each pixel PX may include transistors T1, T2, T3, T4, T5, T6, and T7 electrically connected to the signal wiring, a capacitor Cst, and a light-emitting diode EL. For ease of description, an embodiment in which each pixel PX may include a single light-emitting diode EL will be described here, but the embodiment is not limited thereto. In an embodiment, each pixel PX may include two or more light-emitting diodes.

[0087] Signal wiring can include scan lines, control lines, data lines, and drive voltage lines.

[0088] The scan lines can transmit scan signals GWn, GIn, and GI(n+1) respectively. The scan signals GWn, GIn, and GI(n+1) can transmit gate on-state voltage and gate off-state voltage, which can turn on and off transistors T2, T3, T4, and T7 in each pixel PX.

[0089] A scan line electrically connected to a pixel PX may include a first scan line, a second scan line, and a third scan line. The first scan line may transmit a scan signal GWn, the second scan line may have a gate on-voltage at a different time than the first scan line, and the third scan line may transmit a scan signal GI(n+1). For ease of description, an embodiment in which the second scan line transmits a gate on-voltage before the first scan line will be described. In this embodiment, for example, the scan signal GWn may be the nth scan signal (where n can be a natural number greater than 1) applied during a frame period, the scan signal GIn may be a preceding scan signal such as the (n-1)th scan signal, and the scan signal GI(n+1) may be the (n+1)th scan signal, but is not limited thereto. In this embodiment, the scan signal GI(n+1) may be a scan signal other than the nth scan signal.

[0090] Control lines can transmit control signals, such as emission control signals that control the emission of light-emitting diodes (LEDs) EL included in a pixel PX. The control signals transmitted by the control lines can transmit gate on-state voltage and gate off-state voltage, and can have waveforms that differ from the waveforms of the scan signals GWn, GIn, and GI(n+1) transmitted by the scan lines.

[0091] The data line can transmit the data signal Dm, and the drive voltage line can transmit the drive voltage ELVDD. The data signal Dm can have a voltage level that varies according to the video signal input to the display device, and the drive voltage ELVDD can have a substantially constant voltage level.

[0092] In an embodiment, such as Figure 4 As shown, the transistors in each pixel PX may include a first transistor T1, a second transistor T2, a third transistor T3, a fourth transistor T4, a fifth transistor T5, a sixth transistor T6, and a seventh transistor T7.

[0093] In such an embodiment, the first scan line can transmit the scan signal GWn to the second transistor T2 and the third transistor T3, the second scan line can transmit the scan signal GIn to the fourth transistor T4, the third scan line can transmit the scan signal GI(n+1) to the seventh transistor T7, and the control line can transmit the transmit control signal EM to the fifth transistor T5 and the sixth transistor T6.

[0094] The gate electrode G1 of the first transistor T1 can be electrically connected to the first terminal Cst1 of the capacitor Cst through the driving gate node GN. The source electrode S1 of the first transistor T1 can be electrically connected to the driving voltage line through the fifth transistor T5, and the drain electrode D1 of the first transistor T1 can be electrically connected to the anode of the light-emitting diode EL through the sixth transistor T6. The first transistor T1 can receive the data signal Dm transmitted from the data line according to the switching operation of the second transistor T2, and can supply the driving current Id to the light-emitting diode EL.

[0095] The gate electrode G2 of the second transistor T2 can be electrically connected to the first scan line, the source electrode S2 of the second transistor T2 can be electrically connected to the data line, and the drain electrode D2 of the second transistor T2 can be electrically connected to the drive voltage line via the fifth transistor T5, and simultaneously electrically connected to the source electrode S1 of the first transistor T1. The second transistor T2 can be turned on by the scan signal GWn received through the first scan line, and can transmit the data signal Dm received from the data line to the source electrode S1 of the first transistor T1.

[0096] The gate electrode G3 of the third transistor T3 can be electrically connected to the first scan line, and the source electrode S3 of the third transistor T3 can be electrically connected to the anode of the light-emitting diode EL via the sixth transistor T6, and simultaneously electrically connected to the drain electrode D1 of the first transistor T1. The drain electrode D3 of the third transistor T3 can be electrically connected to the drain electrode D4 of the fourth transistor T4, the first terminal Cst1 of the capacitor Cst, and the gate electrode G1 of the first transistor T1. The third transistor T3 can be turned on according to the scan signal GWn received through the first scan line, and the first transistor T1 is connected in a diode manner by connecting the gate electrode G1 and the drain electrode D1 of the first transistor T1 to each other.

[0097] The gate electrode G4 of the fourth transistor T4 can be electrically connected to the second scan line, the source electrode S4 of the fourth transistor T4 can be electrically connected to the initialization voltage Vint terminal, and the drain electrode D4 of the fourth transistor T4 can be electrically connected to the first terminal Cst1 of the capacitor Cst and the gate electrode G1 of the first transistor T1 through the drain electrode D3 of the third transistor T3. The fourth transistor T4 can be turned on according to the scan signal GIn received through the second scan line, and can transmit the initialization voltage Vint to the gate electrode G1 of the first transistor T1 to perform an initialization operation, so as to initialize the voltage of the gate electrode G1 of the first transistor T1.

[0098] The gate electrode G5 of the fifth transistor T5 can be electrically connected to the control line, the source electrode S5 of the fifth transistor T5 can be electrically connected to the drive voltage line, and the drain electrode D5 of the fifth transistor T5 can be electrically connected to the source electrode S1 of the first transistor T1 and the drain electrode D2 of the second transistor T2.

[0099] The gate electrode G6 of the sixth transistor T6 can be electrically connected to the control line, the source electrode S6 of the sixth transistor T6 can be electrically connected to the drain electrode D1 of the first transistor T1 and the source electrode S3 of the third transistor T3, and the drain electrode D6 of the sixth transistor T6 can be electrically connected to the anode of the light-emitting diode EL. The fifth transistor T5 and the sixth transistor T6 can be turned on concurrently (e.g., simultaneously) according to the transmit control signal EM received through the control line, and therefore, the drive voltage ELVDD can be compensated by the diode-connected first transistor T1 through the turned-on fifth transistor T5 and sixth transistor T6, and then the compensated drive voltage ELVDD can be transmitted to the light-emitting diode EL.

[0100] The gate electrode G7 of the seventh transistor T7 can be electrically connected to the third scan line, the source electrode S7 of the seventh transistor T7 can be electrically connected to the drain electrode D6 of the sixth transistor T6 and the anode of the light-emitting diode EL, and the drain electrode D7 of the seventh transistor T7 can be electrically connected to the initialization voltage Vint terminal and the source electrode S4 of the fourth transistor T4. In an embodiment, the gate electrode G7 of the seventh transistor T7 can be electrically connected to an additional control line (not shown).

[0101] In the embodiments, transistors T1, T2, T3, T4, T5, T6, and T7 may be P-channel transistors, such as P-type metal-oxide-semiconductor (“PMOS”) transistors, but are not limited thereto. In the embodiments, at least one of transistors T1, T2, T3, T4, T5, T6, and T7 may be an N-type transistor.

[0102] In this embodiment, as described above, the first terminal Cst1 of capacitor Cst can be electrically connected to the gate electrode G1 of the first transistor T1, and the second terminal Cst2 of capacitor Cst can be electrically connected to the drive voltage line. The cathode of the light-emitting diode EL can be electrically connected to the common voltage ELVSS terminal, which can transmit and receive the common voltage ELVSS.

[0103] In the embodiments, the structure of pixel PX is not limited to... Figure 4 The structure shown in the figure, and the number of transistors and capacitors included in each pixel PX, and the relationship between them, can be modified differently.

[0104] Figure 5A , Figure 5B and Figure 5C It shows Figure 3 A plan view of the first to fourth pixel regions of the display device. Figure 5A The first pixel region PXa can be shown. Figure 5BThe second pixel region PXb and the fourth pixel region PXd can be shown, as well as Figure 5C The third pixel region PXc can be shown. As an example, Figures 5A to 5C The layout of the pixel electrodes and the conductive pattern including the connecting wiring can be shown.

[0105] Reference Figure 5A Dummy wiring can be set in a first pixel region PXa in which connecting wiring can be omitted. Dummy wiring can have an overall matrix structure. For example, dummy wiring can include a first extension DM1 extending in a first direction D1 and a second extension DM2 extending in a second direction D2 substantially perpendicular to the first direction D1.

[0106] In an embodiment, the dummy wiring may include a break portion CT. The break portion CT may be defined by a gap between adjacent extensions. For example, a second extension DM2 of the dummy wiring may be spaced apart from a second extension DM2 adjacent to it in the second direction D2, thereby forming or defining the break portion CT. However, the embodiment is not limited thereto. For example, the break portion CT may be defined by a gap between adjacent first extensions DM1, or may include a gap between adjacent first extensions DM1 and a gap between adjacent second extensions DM2.

[0107] In this embodiment, a constant voltage can be applied to the dummy wiring to reduce its impact on other signal wiring. For example, a drive voltage ELVDD can be applied to the dummy wiring.

[0108] Reference Figure 5B and Figure 5C The connection wiring set in the second pixel region PXb to the fourth pixel region PXd can have an overall matrix structure.

[0109] For example, the first connection wiring CL1 may include a first signal transmission portion CLH extending in a first direction D1 and a second signal transmission portion CLV extending in a second direction D2 substantially perpendicular to the first direction D1. Furthermore, the first connection wiring CL1 may include a first dummy portion DBV extending from the first signal transmission portion CLH in the second direction D2 and a second dummy portion DBH extending from the second signal transmission portion CLV in the first direction D1. For example, the areas where the first signal transmission portion CLH and the first dummy portion DBV can be configured may have a... Figure 5A The dummy wiring patterns shown are basically the same or similar in shape.

[0110] The first connection wiring CL1 can be separated from the adjacent second connection wiring CL2 by a break portion CT. In an embodiment, the break portion CT can be defined by a gap between adjacent dummy portions. For example, the first dummy portion DBV of the first connection wiring CL1 can be spaced apart from the first dummy portion DBV of the second connection wiring CL2 in the second direction D2. The second dummy portion DBH of the first connection wiring CL1 can be spaced apart from the second dummy portion DBH of the second connection wiring CL2 in the first direction D1.

[0111] In this embodiment, the width of the disconnected CT portion can be at most about 5 μm. If the width of the disconnected CT portion is greater than about 5 μm, it may be difficult to shield the disconnected CT portion. For example, the width of the disconnected CT portion can be in the range of about 1 μm to about 5 μm.

[0112] A light-emitting element can be disposed in each pixel region. In an embodiment, the light-emitting element may include an organic light-emitting diode. For example, the light-emitting element may include a first electrode EL1, a second electrode, and a light-emitting layer disposed between the first electrode EL1 and the second electrode. In an embodiment, the first electrode EL1 may be a pixel electrode having a pattern shape substantially corresponding to each pixel region, and the second electrode may be a common electrode that continuously overlaps with the pixel regions. Figures 5A to 5C The first electrode EL1 of the light-emitting element can be shown.

[0113] Reference Figures 5A to 5C In each pixel region, the first electrode EL1 of the light-emitting element may overlap with the disconnected portion CT of the dummy wiring or the disconnected portion CT of the connecting wirings CL1 and CL2.

[0114] The first electrode EL1 can have different shapes depending on the pixel region. Furthermore, the first electrode EL1 can overlap with one or at least two disconnected CT segments.

[0115] In this embodiment, dummy wiring and connection wiring can be formed on the same layer. (Refer to...) Figures 5A to 5C The conductive pattern, including dummy wiring and connection wiring, may include a connection electrode CE and a shielding pattern SP. The connection electrode CE can electrically connect the first electrode EL1 of the light-emitting element to the driving element. The shielding pattern SP may overlap with a portion of the signal wiring or the driving element to prevent voltage or capacitance variations. For example, a constant voltage such as the driving voltage ELVDD can be applied to the shielding pattern SP.

[0116] In an embodiment, the display device may include connecting wiring and dummy wiring disposed in areas where connecting wiring may not be disposed. Connecting wiring may include dummy portions, and dummy wiring may have a shape substantially the same as or similar to the connecting wiring. For example, connecting wiring and dummy wiring may have an overall matrix structure including disconnected portions.

[0117] Therefore, it can prevent the visual distinction between areas where wiring can be installed and areas where wiring can be left uninstalled.

[0118] In this embodiment, the connecting wiring can extend in different directions depending on the region. Therefore, the location of the disconnected portion CT can vary depending on the region. Thus, it is possible to visually distinguish the region where the first signal transmission portion CLH can be installed and the region where the second signal transmission portion CLV can be installed.

[0119] In this embodiment, the first electrode EL1 of the light-emitting element can overlap with the disconnected portion CT. Therefore, no pattern is perceived due to the positional difference of the disconnected portion CT. Furthermore, the first electrode EL1 can be extended to broadly cover or overlap with the disconnected portion CT. Therefore, even when the viewing angle can be changed, no pattern is perceived.

[0120] Figure 6 It is along Figure 5C A schematic cross-sectional view taken from line I-I'. Figure 6 A schematic cross-sectional structure of a pixel region of a display device according to an embodiment is shown. Figure 7 It shows Figure 6 An enlarged schematic cross-sectional view of region "A". Figures 8 to 10 This is a schematic cross-sectional view illustrating a method of manufacturing a display device according to an embodiment. Figure 11 It shows Figure 10 An enlarged schematic cross-sectional view of region "A".

[0121] Reference Figure 6 The pixel unit may include a driving element disposed on the substrate 110 and a light-emitting element electrically connected to the driving element. In an embodiment, the light-emitting element may include an organic light-emitting diode. For example, Figure 6 It can be shown in Figure 4 The first transistor T1 and the sixth transistor T6 are shown. Figure 6 The source region s1, drain region d1, and gate electrode g1 of the first transistor T1 and the source region s6, drain region d6, and gate electrode g6 of the sixth transistor T6 can correspond to Figure 4 The source electrode S1, drain electrode D1 and gate electrode G1 of the first transistor T1 and the source electrode S6, drain electrode D6 and gate electrode G6 of the sixth transistor T6.

[0122] The buffer layer 120 can be disposed on the substrate 110. An active pattern can be disposed on the buffer layer 120.

[0123] For example, within the spirit and scope of this disclosure, the substrate 110 may include glass, quartz, sapphire, or polymeric materials. In embodiments, the substrate 110 may include a transparent, rigid material such as glass.

[0124] The buffer layer 120 can prevent or reduce the penetration of impurities, moisture, or external gases from below the substrate 110, and can reduce the roughness of the upper surface of the substrate 110. For example, within the spirit and scope of the present invention, the buffer layer 120 may include inorganic materials, such as oxides, nitrides, etc.

[0125] An active pattern may include a channel region, a source region, and a drain region. For example, an active pattern may include channel regions c1 and c6, source regions s1 and s6 electrically connected to channel regions c1 and c6, and drain regions d1 and d6 electrically connected to channel regions c1 and c6. Source regions s1 and s6 and drain regions d1 and d6 can be used as source electrodes and drain electrodes, respectively.

[0126] A first gate metal pattern, including gate electrodes g1 and g6, can be disposed on the active pattern. A first insulating layer 130 can be disposed between the active pattern and the first gate metal pattern.

[0127] A second gate metal pattern, including a gate wiring pattern GP, ​​can be disposed on the first gate metal pattern. Within the spirit and scope of this disclosure, the gate wiring pattern GP may include capacitor electrodes for forming a capacitor, wiring for transmitting various signals, etc. For example, the gate wiring pattern GP may overlap with the gate electrode g1 of the first transistor T1.

[0128] The second insulating layer 140 may be disposed between the first gate metal pattern and the second gate metal pattern. The third insulating layer 150 may be disposed on the second gate metal pattern.

[0129] For example, the active pattern may include silicon or metal-oxide-semiconductor. In an embodiment, the active pattern may include polycrystalline silicon (polysilicon) that may be doped with n-type or p-type impurities.

[0130] In this embodiment or in another transistor not shown, the active pattern may include a metal-oxide-semiconductor. For example, the active pattern may include a two-component compound (AB). x ), ternary compounds (AB) x C y ) or four-component compound (AB) x Cy D z The active pattern may contain indium (In), zinc (Zn), gallium (Ga), tin (Sn), titanium (Ti), aluminum (Al), hafnium (Hf), zirconium (Zr), and magnesium (Mg). For example, within the spirit and scope of this disclosure, the active pattern may include zinc oxide (ZnO). x Gallium oxide (GaO) x Titanium oxide (TiO) x ), Tin oxide (SnO) x Indium oxide (InO) x Indium gallium oxide (IGO), indium zinc oxide (IZO), indium tin oxide (ITO), gallium zinc oxide (GZO), zinc magnesium oxide (ZMO), zinc tin oxide (ZTO), zinc zirconium oxide (ZnZr) x O y Indium gallium zinc oxide (IGZO), indium zinc tin oxide (IZTO), indium gallium hafnium oxide (IGHO), aluminum zinc tin oxide (TAZO), indium gallium tin oxide (IGTO), etc.

[0131] The first insulating layer 130, the second insulating layer 140, and the third insulating layer 150 may comprise silicon oxide, silicon nitride, silicon carbide, or combinations thereof. Within the spirit and scope of this disclosure, the first insulating layer 130, the second insulating layer 140, and the third insulating layer 150 may comprise insulating metal oxides, such as aluminum oxide, tantalum oxide, hafnium oxide, zirconium oxide, or titanium oxide. For example, the first insulating layer 130, the second insulating layer 140, and the third insulating layer 150 may each have a single-layer structure or a multi-layer structure comprising silicon nitride and / or silicon oxide, or they may have structures different from each other.

[0132] Within the spirit and scope of this disclosure, the first gate metal pattern and the second gate metal pattern may include metals, metal alloys, metal nitrides, or conductive metal oxides, etc. For example, the gate electrode g1 and gate wiring pattern GP of the first transistor T1 may include gold (Au), silver (Ag), aluminum (Al), copper (Cu), nickel (Ni), platinum (Pt), magnesium (Mg), chromium (Cr), tungsten (W), molybdenum (Mo), titanium (Ti), tantalum (Ta), or alloys thereof, and may have a single-layer structure or a multi-layer structure including different metal layers.

[0133] A first source metal pattern may be disposed on a third insulating layer 150. The first source metal pattern may include a source electrode and a drain electrode DE that can electrically contact an active pattern. The source electrode and the drain electrode DE may pass through the insulating layer disposed beneath it to contact the active pattern. For example, the drain electrode DE may electrically contact the drain region d6 of the sixth transistor T6.

[0134] The first source metal pattern may include a drive voltage line PL for transmitting the drive voltage. For example, the drive voltage line PL may extend in the second direction D2 and may be connected to... Figures 5A to 5C The dummy wiring and connection wiring shown overlap. Therefore, the drive voltage line PL can overlap with the disconnected portion CT. The first source metal pattern may include... Figure 3 The data lines shown in the image.

[0135] The fourth insulating layer 160 can be disposed on the first source metal pattern. The second source metal pattern can be disposed on the fourth insulating layer 160.

[0136] The second source metal pattern may include a connecting electrode CE to electrically connect the drain electrode DE to the light-emitting element. The connecting electrode CE may electrically contact the drain electrode DE and the first electrode EL1 of the light-emitting element. The second source metal pattern may include dummy wiring, connecting wiring, and a shielding pattern SP. The first connecting wiring CL1 and the second connecting wiring CL2 may both include a first dummy portion DBV extending in a different direction than the first signal transmission portion CLH. The gap between the first dummy portions DBV of adjacent connecting wirings may define a disconnection portion CT.

[0137] The fifth insulating layer 170 can be disposed on the second source metal pattern.

[0138] Within the spirit and scope of this disclosure, the first and second source metal patterns may include metals, metal alloys, metal nitrides, or conductive metal oxides. For example, the first and second source metal patterns may include gold (Au), silver (Ag), aluminum (Al), copper (Cu), nickel (Ni), platinum (Pt), magnesium (Mg), chromium (Cr), tungsten (W), molybdenum (Mo), titanium (Ti), tantalum (Ta), or alloys thereof, and may have a single-layer structure or a multilayer structure including different metal layers. In an embodiment, the first and second source metal patterns may have a multilayer structure including an aluminum layer.

[0139] The fourth insulating layer 160 and the fifth insulating layer 170 may include organic materials. For example, within the spirit and scope of this disclosure, the fourth insulating layer 160 and the fifth insulating layer 170 may include organic insulating materials such as phenolic resin, acrylic resin, polyimide resin, polyamide resin, silicone resin, or epoxy resin. The fourth insulating layer 160 and the fifth insulating layer 170 may be referred to as conductive insulating layers or organic insulating layers.

[0140] The light-emitting element can be disposed on the fifth insulating layer 170. The light-emitting element may include a first electrode EL1 for electrically contacting the electrode CE, a light-emitting layer OE disposed on the first electrode EL1, and a second electrode EL2 disposed on the light-emitting layer OE. The light-emitting layer OE of the light-emitting element may be disposed at least in an opening in the pixel defining layer 180 disposed on the fifth insulating layer 170. The light-emitting layer OE may extend continuously over the pixel region, or may have a pattern shape corresponding to the first electrode EL1.

[0141] The first electrode EL1 can be used as an anode. For example, depending on the emission type of the display device, the first electrode EL1 can be formed as a transmissive electrode or a reflective electrode. When the first electrode EL1 is a transmissive electrode, within the spirit and scope of this disclosure, the first electrode EL1 may include indium tin oxide, indium zinc oxide, zinc tin oxide, indium oxide, zinc oxide, or tin oxide, etc. When the first electrode EL1 is a reflective electrode, the first electrode EL1 may include gold (Au), silver (Ag), aluminum (Al), copper (Cu), nickel (Ni), platinum (Pt), magnesium (Mg), chromium (Cr), tungsten (W), molybdenum (Mo), titanium (Ti), or combinations thereof, and may have a stacked structure including materials that can be used as emission electrodes.

[0142] In one embodiment, the first electrode EL1 may be extended to overlap with the break portion CT between the first dummy portion DBV of the connection wiring.

[0143] The pixel defining layer 180 may have an opening that overlaps with at least a portion of the first electrode EL1. For example, the pixel defining layer 180 may include an organic insulating material.

[0144] The light-emitting layer (OE) may include at least an organic light-emitting layer, and may include at least one of a hole injection layer (HIL), a hole transport layer (HTL), an electron transport layer (ETL), and an electron injection layer (EIL). For example, the light-emitting layer (OE) may include a low molecular weight organic compound or a high molecular weight organic compound.

[0145] In this embodiment, the light-emitting layer OE can emit red, green, or blue light. In this embodiment, the light-emitting layer OE can emit white light. The light-emitting layer OE emitting white light can have a multilayer structure including a red emitting layer, a green emitting layer, and a blue emitting layer, or a single-layer structure including a mixture of red emitting materials, green emitting materials, and blue emitting materials.

[0146] In the plan view, the area where the light-emitting layer OE and the first electrode EL1 can contact each other can define a light-emitting region EA. The area adjacent to the light-emitting region EA can define a non-light-emitting region BA. The non-light-emitting region BA can overlap with the pixel defining layer 180. In an embodiment, connection wiring and dummy wiring can be provided in the non-light-emitting region BA.

[0147] The second electrode EL2 can be used as a cathode. Depending on the emission type of the display device, the second electrode EL2 can be formed as a transmission electrode or a reflection electrode. For example, the second electrode EL2 may include a metal, a metal alloy, a metal nitride, a metal fluoride, a conductive metal oxide, or a combination thereof.

[0148] For example, the second electrode EL2 can be formed as a common layer that extends continuously over the pixel region.

[0149] The encapsulation layer 190 may be formed or disposed on the second electrode EL2. The encapsulation layer 190 may have a stacked structure of inorganic thin films and organic thin films. For example, the encapsulation layer 190 may include a first inorganic thin film 192, an organic thin film 194 disposed on the first inorganic thin film 192, and a second inorganic thin film 196 disposed on the organic thin film 194.

[0150] For example, within the spirit and scope of this disclosure, organic film 194 may include a cured polymer resin such as poly(meth)acrylate. For example, the cured polymer resin may be formed by a crosslinking reaction of monomers. For example, inorganic films 192 and 196 may include silicon oxide, silicon nitride, silicon carbide, aluminum oxide, tantalum oxide, hafnium oxide, zirconium oxide, titanium oxide, or combinations thereof.

[0151] Reference Figure 7 The fifth insulating layer 170 may not be flat. For example, the upper surface of the fifth insulating layer 170 may have a recess that overlaps with the break portion CT of the dummy wiring or connecting wiring. Therefore, the upper surface of the first electrode EL1 formed or disposed on the fifth insulating layer 170 may have a recess RA that overlaps with the break portion CT of the dummy wiring or connecting wiring.

[0152] The recess RA can have different reflective properties than its adjacent regions. For example, the adjacent regions can overlap with the first dummy portion DBV. Therefore, when the reflective properties of the recess RA and the adjacent regions are different, pixel regions with recess RA at different locations can have different reflective properties, thereby forming a visually perceptible pattern.

[0153] In an embodiment, the thickness of the fifth insulating layer 170 may be increased to reduce the difference in reflective properties between the recess RA and the adjacent region.

[0154] For example, the fifth insulating layer 170 may have at least approximately The thickness. In an embodiment, the thickness T1 of the fifth insulating layer 170 can be approximately... up to approximately Within a range, and for example, in approximately up to approximately Within the range. The thickness T1 of the fifth insulating layer 170 is less than approximately... In such cases, the reflection difference between the recess RA and the adjacent area increases. Therefore, pixel areas with recess RA at different locations may be perceived as patterns. If the thickness T1 of the fifth insulating layer 170 is too large, it may be difficult to pattern the fifth insulating layer 170 and form contact holes.

[0155] In an embodiment, the depth Δt1 of the recess RA of the first electrode EL1 can be at most about 50 nm, and preferably at most about 30 nm. When the depth Δt1 of the recess RA of the first electrode EL1 is greater than about 50 nm, the reflection difference between the recess RA and the adjacent area may be large, such that the difference in the regions with disconnected portions CT at different locations may be perceived as a pattern. Therefore, pixel regions with recesses RA at different locations may be perceived as a pattern.

[0156] In an embodiment, the fifth insulating layer 170 may have a multilayer structure to reduce the depth Δt1 of the recess RA.

[0157] For example, refer to Figure 8 A lower insulating layer 172 can be formed or disposed to cover or overlap the second source metal pattern. For example, a photoresist composition can be coated on the second source metal pattern and the fourth insulating layer 160, and then exposed and developed to form the lower insulating layer 172. The lower insulating layer 172 may have a first contact hole CH1 exposing the drain electrode DE of the second source metal pattern.

[0158] Reference Figure 9 An upper insulating layer 174 may be formed or disposed on a lower insulating layer 172. For example, a photoresist composition may be coated on the lower insulating layer 172, and then exposed and developed to form the upper insulating layer 174.

[0159] The upper insulating layer 174 may have a second contact hole CH2 that overlaps with the first contact hole CH1.

[0160] Reference Figure 10 A conductive layer can be formed or disposed on a fifth insulating layer 170, which includes a lower insulating layer 172 and an upper insulating layer 174, and the conductive layer can be patterned to form a first electrode EL1. The first electrode EL1 can be formed through a second contact hole CH2 (see...). Figure 9 Electrical contact connection electrode CE. In addition, the first electrode EL1 may overlap with the disconnected portion CT between adjacent first dummy portions DBV of the dummy wiring.

[0161] Reference Figure 11The depth Δt2 of the recess RA of the first electrode EL1 formed or disposed on the fifth insulating layer 170 having a multilayer structure can be less than the depth Δt1 of the recess RA of the first electrode EL1 formed or disposed on the fifth insulating layer 170 having a single-layer structure and the same thickness. Therefore, the pattern perceived due to the reflection difference between the recess RA and the adjacent area can be effectively prevented.

[0162] Samples were prepared to evaluate the effectiveness of pattern prevention based on the thickness and layered structure of the via insulating layer disposed between the first electrode and the conductive pattern including the connecting wiring.

[0163] For example, preparing with Figures 5A to 5C The construction shown in the figure includes samples with different thicknesses and layered structures for the fifth insulating layer 170. Example 1 is prepared by including samples having approximately... The fifth insulating layer has a thickness and a single-layer structure. Example 2 describes the fabrication process including a fifth insulating layer with approximately... The fifth insulating layer has a thickness and a single-layer structure. Example 3 describes the fabrication process including a fifth insulating layer with approximately... The thickness of the fifth insulating layer and the double-layer structure formed by the two-step method. The height difference of the first electrode EL1 between the region overlapping with the disconnected portion CT and the region overlapping with the first dummy portion DBV in Examples 1 to 3 is measured and shown in Table 1 below.

[0164] Table 1

[0165] Example 1 Example 2 Example 3 Approximate height difference (nm) 188.4 85.63 17.13

[0166] Figure 12A It is a digital image of a display device manufactured according to Example 1. Figure 12B It is a digital image of a display device manufactured according to Example 2. Figure 12C It is a digital image of a display device manufactured according to Example 3.

[0167] Refer to Table 1 and Figures 12A to 12C It can be noted that the sensed pattern can be reduced by increasing the thickness of the via insulating layer disposed between the first electrode and the conductive pattern including the connecting wiring, and the sensed pattern can be reduced by the via insulating layer having a double-layer structure.

[0168] Figure 13 This is a plan view showing the pixel area of ​​a display device according to an embodiment. Figure 14 It is along Figure 13 A schematic cross-sectional view taken by line I-I'. As an example, Figure 13 The pixel region in which the connecting wires can extend in the first direction can be shown.

[0169] Reference Figure 13and Figure 14 The display device may include connecting wiring that passes through a first display area to transmit drive signals to signal wiring disposed in a second display area.

[0170] For example, the first connection wiring CL1 may include a first signal transmission portion CLH that can extend in a first direction D1 and a first dummy portion DBV that can extend in a second direction D2 that is substantially perpendicular to the first direction D1. The first dummy portion DBV may extend from the first signal transmission portion CLH in the second direction D2. For example, the first dummy portion DBV may extend from the first signal transmission portion CLH in two directions substantially perpendicular to the first signal transmission portion CLH.

[0171] The second connection wiring CL2 may be adjacent to the first connection wiring CL1 in the second direction D2. The second connection wiring CL2 may include a first signal transmission portion CLH that may extend in the first direction D1 and a first dummy portion DBV that may extend from the first signal transmission portion CLH toward the first connection wiring CL1. The gap between the first dummy portion DBV of the first connection wiring CL1 and the first dummy portion DBV of the second connection wiring CL2 may define a break portion CT.

[0172] The display device may include a driving element, a light-emitting element electrically connected to the driving element, an encapsulation layer 190 covering or overlapping the light-emitting element, and a touch sensing component 200 disposed on the encapsulation layer 190. For example, the touch sensing component 200 can sense external input by detecting changes in capacitance, thereby obtaining the coordinate information of the external input.

[0173] For example, touch sensing component 200 may include a lower touch insulating layer 210, a first sensing conductive pattern TP, and a protective layer 220. In an embodiment, the first sensing conductive pattern TP may have a grid shape formed by lines extending in different directions to intersect or cross each other.

[0174] For example, the first sensing conductive pattern TP may include a metal, a conductive metal oxide, a conductive polymer, graphene, carbon nanotubes, or combinations thereof. For example, the metal may include molybdenum, silver, titanium, copper, aluminum, or alloys thereof. For example, the metal may be provided or disposed in the shape of a continuous thin film or nanowire. For example, the conductive metal oxide may include indium tin oxide, indium zinc oxide, zinc tin oxide, indium oxide, zinc oxide, tin oxide, or combinations thereof. The first sensing conductive pattern TP may have a single-layer structure or a multilayer structure comprising different materials.

[0175] The touch sensing component 200 may include a second sensing conductive pattern. For example, the second sensing conductive pattern may include a bridge connecting the sensing electrodes of the first sensing conductive pattern TP to each other. For example, the second sensing conductive pattern may be disposed below or beneath the first sensing conductive pattern TP. An interlayer insulating layer may be disposed between the first sensing conductive pattern TP and the second sensing conductive pattern.

[0176] In an embodiment, in a plan view, the first sensing conductive pattern TP of the touch sensing component 200 may overlap with the break portion CT of the connecting wiring. Therefore, sensing patterns caused by the break portion CT can be prevented and / or reduced.

[0177] The width of the first sensing conductive pattern TP can be greater than the width of the disconnected portion CT to prevent the pattern from being perceived from various angles.

[0178] Furthermore, the first sensing conductive pattern TP can be coupled with... Figure 5A The first extension DM1 and the second extension DM2 of the dummy wiring shown in the figure have overlapping disconnected portions CT.

[0179] Figure 15 This is a plan view showing the pixel area of ​​a display device according to an embodiment.

[0180] Reference Figure 15 The disconnected portion CT of the connecting wiring can be defined by the gap between the dummy portion and the signal transmission portion.

[0181] For example, the first connection wiring CL1 may include a first signal transmission portion CLH that may extend in a first direction D1 and a first dummy portion DBV that may extend in a second direction D2 that is substantially perpendicular to the first direction D1. The first dummy portion DBV may extend from the first signal transmission portion CLH in the second direction D2.

[0182] The second connection wiring CL2 may be adjacent to the first connection wiring CL1 in the second direction D2. The second connection wiring CL2 may include a first signal transmission portion CLH that may extend in the first direction D1 and a first dummy portion DBV that may extend in the direction opposite to the first connection wiring CL1. Therefore, the disconnection portion CT may be defined by the gap between the first dummy portion DBV of the first connection wiring CL1 and the first signal transmission portion CLH of the second connection wiring CL2.

[0183] The first electrode EL1 of the light-emitting element, which is electrically connected to the driving element, can be extended to overlap with the disconnected portion CT between the first dummy portion DBV of the first connection wiring CL1 and the first signal transmission portion CLH of the second connection wiring CL2.

[0184] As mentioned above, the location of the disconnected portion of the connecting wiring can be varied. Therefore, the pixel electrode (first electrode) of the light-emitting element can have various shapes to cover or overlap the disconnected portion.

[0185] As described above, the display device according to the embodiments may have a side display area. However, the embodiments are not limited thereto. For example, the embodiments may include a display device having only a flat display area or a foldable display device.

[0186] The above embodiments provide an organic light-emitting display device. However, the embodiments are not limited thereto. For example, within the spirit and scope of this disclosure, the embodiments may include various display devices, such as liquid crystal displays, electroluminescent displays, or micro LED displays.

[0187] The embodiments can be applied to various display devices. For example, within the spirit and scope of this disclosure, the embodiments can be applied to vehicle display devices, ship display devices, aircraft display devices, portable communication devices, display devices for display or for information transmission, medical display devices, and other devices.

[0188] The foregoing are illustrative examples of embodiments and are not intended to limit the embodiments. Although embodiments have been described, those skilled in the art will readily understand that many modifications can be made to the embodiments without departing from the novel teachings and aspects of this disclosure. Therefore, it is intended that all such modifications be included within the scope of this disclosure. Consequently, it should be understood that the foregoing are illustrative examples of various embodiments and are not intended to limit the disclosed embodiments, and modifications to the disclosed embodiments and other embodiments are intended to be included within the scope of this disclosure as set forth in the appended claims and their equivalents.

Claims

1. A display device, wherein, The display device includes: a first display region and a second display region adjacent to the first display region in a first direction; a plurality of drive elements; a light-emitting element including a pixel electrode electrically connected to a corresponding drive element of the plurality of drive elements; a signal wiring that transmits a drive signal to the drive elements; and a plurality of connection wirings that transmit a drive signal to the signal wiring provided in the second display region, at least one connection wiring of the plurality of connection wirings including a signal transmission portion and a dummy portion, the signal transmission portion and the dummy portion extending in different directions to form a matrix having a broken portion, wherein the pixel electrode overlaps the broken portion in a region where the connection wiring is provided.

2. The display device according to claim 1, wherein A gap between the dummy portion of a first connection wiring of the plurality of connection wirings and the signal transmission portion of a second connection wiring adjacent to the first connection wiring of the plurality of connection wirings is the broken portion.

3. The display device according to claim 1, wherein A gap between the dummy portion of a first connection wiring of the plurality of connection wirings and the dummy portion of a second connection wiring adjacent to the first connection wiring of the plurality of connection wirings is the broken portion.

4. The display device according to claim 1, wherein at least one connection wiring of the plurality of connection wirings includes: a first signal transmission portion extending in the first direction; and a second signal transmission portion extending in a second direction, and the dummy portion extends in a direction perpendicular to at least one of the first signal transmission portion and the second signal transmission portion.

5. The display device according to claim 1, wherein The display device further includes: a plurality of dummy wirings provided in a region where the connection wiring is not provided, wherein at least one dummy wiring of the plurality of dummy wirings includes an extension portion extending in different directions to form a matrix having a broken portion.

6. The display device of claim 5, wherein, The pixel electrode overlaps the broken portion of the dummy wiring in the region where the dummy wiring is provided.

7. The display device according to claim 5, wherein The connection wiring and the dummy wiring are provided in the same layer.

8. The display device according to claim 5, wherein A constant voltage is applied to the dummy wiring.

9. The display device according to claim 5, wherein The display device further includes: an organic insulating layer provided between the pixel electrode and the connection wiring, wherein a thickness of the organic insulating layer is within a range of 20,000 A to 35,000 A and acceptable deviations thereof.

10. The display device of claim 9, wherein, The organic insulating layer includes a lower insulating layer and an upper insulating layer.

11. The display device according to claim 1, wherein The display device further includes: a touch sensing member provided on the light-emitting element and including a sensing conductive pattern, wherein the sensing conductive pattern overlaps the broken portion.

Citation Information

Patent Citations

  • Display device including connective wrings within display area thereof

    CN111430408A

  • Display apparatus

    CN112103309A