A method for phase and amplitude matching of receiving terminal of multi-subarray circularly polarized phased array antenna
By dividing the array surface of the phased array antenna terminal into multiple sub-array areas, calculating and compensating the average phase difference and power proportional factor of the sub-array, the problems of phase jitter and phase correction errors in the process of receiving the phased amplitude are solved, and the amplitude and amplitude accuracy of the signal are improved.
Patent Information
- Application Number
- CN202210878406.4
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Filing Date
- 2022-07-25
- Publication Date
- 2025-05-23
- Estimated Expiration
- 2042-07-25
AI Technical Summary
During the process of receiving the phase matching amplitude, the low signal-to-noise ratio T/R channel unit has problems such as phase jitter of the received signal, increasing the phase correction error, decreasing the signal amplitude, and deteriorating the amplitude accuracy.
By dividing the array surface on the phased array antenna terminal into multiple sub-array areas, receiving and converting the radio frequency signal into digital signals, calculating the average phase difference of the sub-array and compensating until the phase iteration conditions are met, and the sub-array power proportional factor is calculated and compensated to ensure that the amplitude iteration conditions are met.
It effectively reduces the phase jitter of the received signal of the phased array antenna terminal, avoids the increase in phase correction error, and improves the amplitude and amplitude accuracy of the signal.
Smart Images

Figure CN115332800B_ABST
Abstract
Description
Technical Field
[0001] The invention belongs to the field of phased array antennas, and in particular relates to a receiving phase and amplitude matching method for a multi-subarray circularly polarized phased array antenna terminal. Background Art
[0002] Circularly polarized antennas have been widely used in various military and civilian electronic equipment in satellite communications, radio frequency identification (RFID), wireless communications, etc. due to their good electromagnetic characteristics and axial ratio performance. Circularly polarized array antennas are mainly composed of digital T / R components and circularly polarized arrays. Digital T\R components include amplitude and phase control multifunctional chips and power amplifier modules. Assembly errors will lead to inconsistencies in amplitude and phase between channels, causing circularly polarized array antenna beam deterioration (such as sidelobe level increase, zero value depth increase, beam pointing deviation, radar system sensitivity decrease, etc.), so the amplitude and phase should be balanced.
[0003] At present, the mainstream phase matching methods include iterative phase matching method and benchmark successive approximation method. Iterative phase matching method: use vector network analyzer to measure the phase of each unit, calculate the quantized phase error through the host computer, and compensate the phase error to the phase shifter of the T\R component. The above operation is iterated several times to complete the phase calibration of a single unit. Benchmark successive approximation method: take one signal as the benchmark, adjust the phase of each channel, and successively approximate the phase of the benchmark signal to make the phase error close to the minimum phase shift unit. The amplitude matching method generally uses a vector network analyzer to measure the amplitude of each unit, subtract it from the amplitude of the benchmark signal, and compensate it to the attenuator of the T / R component. Summary of the invention
[0004] The purpose of the present invention is to solve the problems of phase jitter of received signals, increased phase correction error, reduced signal amplitude and poor amplitude matching accuracy in the process of receiving phase matching and amplitude matching of a low signal-to-noise ratio T / R channel unit.
[0005] To achieve the above-mentioned object, the present invention provides a multi-subarray circularly polarized phased array antenna terminal receiving phase matching method, which comprises: step S1, dividing the array surface on the phased array antenna terminal into multiple subarray areas, and dividing the multiple subarray areas into a reference area and multiple areas to be compensated; step S2, setting the reference area and the first area to be compensated among the multiple areas to be compensated to a receiving mode, and receiving a first radio frequency signal and a second radio frequency signal respectively; step S3, converting the first radio frequency signal and the second radio frequency signal received in the reference area and the first area to be compensated into a first digital signal and a second digital signal respectively. a second digital signal; step S4, calculating the subarray average phase difference of the first digital signal and the second digital signal; step S5, judging whether the subarray average phase difference calculated in step S4 satisfies the phase matching iteration condition; step S6, if the phase matching iteration condition is not satisfied, compensating the subarray average phase difference to the second digital signal, and repeating step S4, so that the subarray average phase difference satisfies the phase matching iteration condition; step SE, if the phase matching iteration condition is satisfied, storing and uploading the subarray average phase difference; repeating steps S2 to SE, completing the phase matching of all the areas to be compensated divided in step S1.
[0006] Preferably, step S3 converts the received first radio frequency signal and the second radio frequency signal into a first digital signal and a second digital signal respectively through digital down-conversion filtering; the obtained first digital signal is The second digital signal is The first digital signal and the second digital signal are respectively continuous digital signals with respect to t times.
[0007] Preferably, the calculation of the sub-array average phase difference between the first digital signal and the second digital signal in step S4 comprises the following steps: step S41, the first digital signal corresponding to time i The second digital signal after the imaginary part corresponding to time i is inverted Perform complex multiplication to obtain the complex phase difference at time i (0<i≤t, i is an integer); Step S42, the complex phase difference at time i Perform Arctan calculation to obtain the angular phase difference Δφ at time i; Step S43, repeat steps S41 to S42 to obtain the angular phase difference at time t, accumulate the angular phase differences at time t and take the average value to obtain the average phase difference of the sub-array in the sub-array area to be matched
[0008] Preferably, the phase matching iteration conditions in step S5 include: the first phase matching iteration condition S51, the average phase difference of the subarray Is it less than 0.05°? The second phase matching iteration condition S52, whether the number of phase matching iterations is greater than the set value.
[0009] Preferably, if the average phase difference of the subarray is If the average phase difference of the subarray is less than 0.05°, then directly execute step SE; If the number of phase matching iterations is greater than 0.05°, the second phase matching iteration condition S52 is determined; if the number of phase matching iterations is greater than the set value, step SE is executed; if the number of phase matching iterations is less than the set value, the average phase difference of the subarray obtained in step S43 is The second digital signal is compensated to form a compensated second digital signal, and steps S41 to S43 are repeated to make the average phase difference of the subarray Satisfy the matching iteration conditions.
[0010] The present invention also provides a multi-subarray circularly polarized phased array antenna terminal receiving amplitude matching method, characterized in that it includes: step A1, dividing the array surface on the phased array antenna terminal into N subarray areas; step A2, setting the N subarray areas to a receiving mode and receiving radio frequency signals at the same time; step A3, converting the N radio frequency signals received by the N subarray areas into corresponding digital signals respectively; step A4, calculating the subarray power proportional factors of the N digital signals respectively; step A5, judging whether the N subarray power proportional factors calculated in step A4 meet the amplitude matching iteration condition; step A6, if there are subarray power proportional factors that do not meet the amplitude matching iteration condition, compensating the subarray power proportional factors that do not meet the amplitude matching iteration condition to the corresponding digital signal, and repeating step A4, so that the subarray power proportional factor difference meets the amplitude matching iteration condition; step AE, if the amplitude matching iteration condition is met, storing and uploading the subarray power proportional factor.
[0011] Preferably, step A3 converts the received N RF signals into corresponding digital signals respectively through digital down-conversion filtering; each digital signal obtained can be expressed as In+jQn, where In and Qn are the real part and imaginary part of the digital signal respectively; where n is an integer and 0≤n≤N, and N is the number of subarray regions.
[0012] Preferably, calculating the subarray power proportional factors of the N subarray areas in step A4 comprises the following steps: step A41, performing 2048-point FFT operations on the first digital signal I0+jQ0, the second digital signal I1+jQ1, ... the nth digital signal In+jQn corresponding to time i, respectively, to obtain the real part I0' and the imaginary part Q0' of the first digital signal, the real part I1' and the imaginary part Q1' of the second digital signal, ... the nth digital signal In' and Qn' output by the 2048-point FFT operation; step A42, squaring the real part I0' and the imaginary part Q0' of the first digital signal, the real part I1' and the imaginary part Q1' of the second digital signal, ... the nth digital signal In' and Qn' output by the 2048-point FFT operation, respectively, and adding the square of the real part and the square of the imaginary part corresponding to each digital signal to obtain the square sum Δ of each digital signal.2 =(In) 2 +(Qn) 2 , n=0, 1, 2, ···N; Step A43, according to the formula Calculate the subarray power P of each subarray area n , and from all sub-array powers P n Filter out the maximum subarray power P max ; According to ΔP n =P n / P max Calculate the subarray power ratio factor ΔP for each subarray area n .
[0013] Preferably, the amplitude allocation iteration conditions in step A5 include: a first amplitude allocation iteration condition A51, a subarray power ratio factor ΔP n Whether it is greater than 0.95; the second amplitude matching iteration condition A52, whether the number of amplitude matching iterations is greater than the set value.
[0014] Preferably, if the subarray power ratio factor ΔP n is greater than 0.95, then directly execute step AE; if the subarray power ratio factor ΔP n If the number of amplitude allocation iterations is less than 0.95, the second amplitude allocation iteration condition A52 is determined; if the number of amplitude allocation iterations is greater than the set value, step AE is executed; if the number of amplitude allocation iterations is less than the set value, the sub-array power ratio factor ΔP of the sub-array area obtained in step A43 is n The power ratio factor of the subarray that does not meet the amplitude allocation iteration condition ΔP n After the corresponding digital signal is formed, the digital signal is compensated, and steps A41 to A43 are repeated to make the sub-array power ratio factor ΔP of all sub-array areas n Satisfy the iteration conditions.
[0015] In summary, compared with the prior art, the present invention provides a multi-subarray circularly polarized phased array antenna terminal receiving phase and amplitude matching method, which has the following beneficial effects:
[0016] (1) The present invention obtains multi-channel digital signals by converting the received signals of multiple array units through multiple AD converters, thereby reducing the phase jitter of the received signal of the phased array antenna terminal; (2) Through the compensation of the phase matching method provided by the present invention, the average phase difference of the sub-array is effectively calculated, and the average phase difference of the sub-array is compensated to the received radio frequency signal, thereby avoiding the increase of the phase calibration error; (3) Through the compensation of the amplitude matching method provided by the present invention, the sub-array power ratio factor is effectively calculated, and the sub-array power ratio factor is compensated to the received radio frequency signal, thereby avoiding the reduction of the signal amplitude and improving the amplitude matching accuracy of the signal. BRIEF DESCRIPTION OF THE DRAWINGS
[0017] Figure 1 A flow chart of the compensation procedure of the receiving phase matching method of the multi-subarray circularly polarized phased array antenna terminal of the present invention;
[0018] Figure 2 A flow chart of the compensation procedure of the receiving amplitude matching method of the multi-subarray circularly polarized phased array antenna terminal of the present invention;
[0019] Figure 3 A schematic diagram of the system structure based on which the method for implementing the phase and amplitude matching of a multi-subarray circularly polarized phased array antenna terminal receiving device of the present invention is implemented;
[0020] Figure 4 A schematic diagram of the structure of a phased array antenna terminal based on which the phase and amplitude matching method for receiving a multi-subarray circularly polarized phased array antenna terminal is implemented in the present invention;
[0021] Figure 5 It is a phase matching compensation data flow diagram of the phase matching method for receiving the multi-subarray circularly polarized phased array antenna terminal of the present invention;
[0022] Figure 6 The invention discloses an amplitude compensation data flow diagram of the receiving amplitude matching method of the multi-subarray circularly polarized phased array antenna terminal of the present invention. DETAILED DESCRIPTION
[0023] The following will be combined with the attached embodiment of the present invention Figure 1 ~Attached Figure 6 , the technical solutions, structural features, objectives achieved and effects in the embodiments of the present invention are described in detail.
[0024] It should be noted that the drawings are in a very simplified form and use non-precise proportions. They are only used to conveniently and clearly assist in explaining the embodiments of the present invention, and are not used to limit the conditions for the implementation of the present invention. Therefore, they have no substantive technical significance. Any structural modification, change in proportional relationship or adjustment of size, without affecting the effects and purposes that can be achieved by the present invention, should still fall within the scope of the technical content disclosed by the present invention.
[0025] It should be noted that, in the present invention, relational terms such as first and second, etc. are only used to distinguish one entity or operation from another entity or operation, and do not necessarily require or imply any such actual relationship or order between these entities or operations. Moreover, the terms "include", "comprise" or any other variants thereof are intended to cover non-exclusive inclusion, so that a process, method, article or device including a series of elements includes not only the elements explicitly listed, but also other elements not explicitly listed, or also includes elements inherent to such process, method, article or device.
[0026] The circularly polarized array antenna is composed of multiple array elements. Due to the influence of the manufacturing process, a slight assembly error will cause the amplitude and phase between each array element to shift, thereby causing the circularly polarized array antenna beam to deteriorate. Therefore, the amplitude and phase should be balanced to keep the phase and amplitude of each array element consistent.
[0027] The first embodiment provides a phase matching method for receiving a multi-subarray circularly polarized phased array antenna terminal, which includes: step S1, dividing the array surface on the phased array antenna terminal into multiple subarray areas, and dividing the multiple subarray areas into a reference area and multiple areas to be compensated; step S2, setting the reference area and the first area to be compensated among the multiple areas to be compensated to a receiving mode, and receiving a first radio frequency signal and a second radio frequency signal respectively; step S3, converting the first radio frequency signal and the second radio frequency signal received by the reference area and the first area to be compensated into a first digital signal and a second digital signal respectively; step S4, calculating the subarray average phase difference of the first digital signal and the second digital signal; step S5, judging whether the subarray average phase difference calculated in step S4 meets the phase matching iteration condition; step S6, if the phase matching iteration condition is not met, compensating the subarray average phase difference to the second digital signal, and repeating step S4 so that the subarray average phase difference meets the phase matching iteration condition; step SE, if the phase matching iteration condition is met, storing and uploading the subarray average phase difference; repeating steps S2 to SE to complete the phase matching of all areas to be compensated divided in step S1.
[0028] Wherein, step S3 converts the received first RF signal and the second RF signal into a first digital signal and a second digital signal respectively through digital down-conversion filtering; the obtained first digital signal is The second digital signal is
[0029] Further, if Figure 1 As shown, since the radio frequency signal received by each sub-array area to be matched is a continuous sinusoidal signal about time t, the digital signal converted from the radio frequency signal is a continuous digital signal of t times, and the calculation of the sub-array average phase difference between the first digital signal and the second digital signal in step S4 includes the following steps:
[0030] Step S41: The first digital signal corresponding to time i The second digital signal after the imaginary part corresponding to time i is inverted Perform complex multiplication to obtain the complex phase difference at time i (0<i≤t, i is an integer);
[0031] Step S42: The complex phase difference at time i Perform Arctan calculation to obtain the angular phase difference Δφ at time i;
[0032] Step S43, repeat steps S41 to S42 to obtain the angle phase difference for t time periods, accumulate the angle phase differences for t time periods and take the average value to obtain the average phase difference of the sub-array in the sub-array area to be matched.
[0033] Among them, Figure 1 As shown, the phase matching iteration conditions in step S5 include: the first phase matching iteration condition S51, the average phase difference of the subarray Is it less than 0.05°? The second phase matching iteration condition S52, whether the number of phase matching iterations is greater than the set value. It should be noted that when judging the average phase difference of the sub-array When the phase matching iteration condition is met, the first phase matching iteration condition S51 and the second phase matching iteration condition S52 are in a progressive relationship; if the average phase difference of the subarray If the average phase difference of the subarray is less than 0.05°, then directly execute step SE; If the phase matching iteration number is greater than 0.05°, the second phase matching iteration condition S52 is continued to be determined, that is, whether the phase matching iteration number is greater than the set value; if the phase matching iteration number is greater than the set value, step SE is executed; if the phase matching iteration number is less than the set value, the sub-array average phase difference obtained in step S43 is converted to The second digital signal is compensated to form a compensated second digital signal, and steps S41 to S43 are repeated to make the average phase difference of the subarray Satisfy the matching iteration conditions.
[0034] The second embodiment provides a receiving amplitude matching method for a multi-subarray circularly polarized phased array antenna terminal, which includes: step A1, dividing the array surface on the phased array antenna terminal into N subarray areas; step A2, setting the N subarray areas to a receiving mode and receiving radio frequency signals at the same time; step A3, converting the N radio frequency signals received by the N subarray areas into corresponding digital signals respectively; step A4, calculating the subarray power proportional factors for the N digital signals respectively; step A5, judging whether the N subarray power proportional factors calculated in step A4 meet the amplitude matching iteration condition; step A6, if there is a subarray power proportional factor that does not meet the amplitude matching iteration condition, compensating the subarray power proportional factor that does not meet the amplitude matching iteration condition to the corresponding digital signal, and repeating step A4, so that the subarray power proportional factor difference meets the amplitude matching iteration condition; step AE, if the amplitude matching iteration condition is met, storing and uploading the subarray power proportional factor.
[0035] In which, similar to the phase complementation method, step A3 converts the received N RF signals into corresponding digital signals respectively through digital down-conversion filtering; the obtained digital signals can be expressed as After Euler transformation, the digital signal is cos(ωt+φn )+jsin(ωt+φ n ), can be simplified to In+jQn, where In and Qn are the real and imaginary parts of the digital signal respectively. Where n is an integer and 0≤n≤N, and N is the number of sub-array regions.
[0036] Further, if Figure 2 As shown, calculating the sub-array power proportional factors of N sub-array areas in step A4 includes the following steps:
[0037] Step A41, performing 2048-point FFT (Fast Fourier Transform) operations on the first digital signal I0+jQ0, the second digital signal I1+jQ1, ... the nth digital signal In+jQn corresponding to time i, respectively, to obtain the real part I0' and the imaginary part Q0' of the first digital signal, the real part I1' and the imaginary part Q1' of the second digital signal, ... the nth digital signal In' and Qn' output by the 2048-point FFT operation;
[0038] Step A42: Square the real part I0' and imaginary part Q0' of the first digital signal, the real part I1' and imaginary part Q1' of the second digital signal, ... the nth digital signal In' and Qn', respectively, output by the 2048-point FFT operation, and add the square of the real part and the square of the imaginary part corresponding to each digital signal to obtain the square sum Δ of each digital signal. 2 =(In) 2 +(Qn) 2 , n=0,1,2,···N;
[0039] Step A43: According to the formula Calculate the subarray power P of each subarray area n , and from all sub-array powers P n Filter out the maximum subarray power P max ; According to ΔP n =P n / P max Calculate the subarray power ratio factor ΔP for each subarray area n ;
[0040] Among them, Figure 2 As shown, the amplitude allocation iteration conditions described in step A5 include: the first amplitude allocation iteration condition A51, the sub-array power ratio factor ΔP n Is it greater than 0.95? The second amplitude allocation iteration condition A52, whether the number of amplitude allocation iterations is greater than the set value. It should be noted that when judging the sub-array power proportional factor ΔP n When the amplitude allocation iteration condition is met, the first amplitude allocation iteration condition A51 and the second amplitude allocation iteration condition A52 are in a progressive relationship; if the sub-array power ratio factor ΔP nis greater than 0.95, then directly execute step AE; if the subarray power ratio factor ΔP n If the number of amplitude allocation iterations is less than 0.95, the second amplitude allocation iteration condition A52 is continued to be determined, that is, whether the number of amplitude allocation iterations is greater than the set value; if the number of amplitude allocation iterations is greater than the set value, step AE is executed; if the number of amplitude allocation iterations is less than the set value, the subarray power ratio factor ΔP of the subarray area obtained in step A43 is converted to n The power ratio factor of the subarray that does not meet the amplitude allocation iteration condition ΔP n After the corresponding digital signal is formed, the digital signal is compensated, and steps A41 to A43 are repeated to make the sub-array power ratio factor ΔP of all sub-array areas n Satisfy the iteration conditions.
[0041] In a specific embodiment, the system structure based on which the phase and amplitude matching methods for receiving the multi-subarray circularly polarized phased array antenna terminal provided in the first embodiment and the second embodiment are implemented is as follows: Figure 3 As shown, it includes: a host computer 1, used to send a control signal; a phased array antenna terminal 2, which is communicatively connected to the host computer 1 and receives a first control signal to convert the phased array antenna terminal 2 into a receiving mode; a signal source 3, used to generate a radio frequency signal, whose input end is communicatively connected to the host computer 1 and whose output end is connected to a horn antenna 4; the radio frequency signal is sent to the phased array antenna terminal 2 via the horn antenna 4, and the phased array antenna terminal 2 executes the phase and amplitude matching method.
[0042] Further, if Figure 4 As shown, the phased array antenna terminal 2 includes: an antenna array face 21, which is composed of a plurality of circularly polarized rotating feed array face units; each of the circularly polarized rotating feed array faces is correspondingly connected to a T / R component 22; a radio frequency component 23, which is communicatively connected to the T / R component 22 via a common sharing network and is used to transmit radio frequency signals; a signal processing board 24, which is communicatively connected to the radio frequency component 23 and converts the radio frequency signal into a digital signal; and a power supply component 25, which is connected to the T / R component 22 and controls the opening or closing of the T / R component.
[0043] Among them, the signal processing board 24 includes multiple AD chips (analog digital chips), each AD chip is signal-connected to the RF component 23 through a common-share network, and is used to convert the received RF signal into a digital signal; a DDS signal generator (Direct Digital Synthesis) is connected to the AD chip, and is used to perform digital down-conversion filtering operations on the digital signal; an FPGA chip is signal-connected to the DDS signal generator, and is embedded with a program of the phase-and-amplitude matching method for receiving the multi-subarray circularly polarized phased array antenna terminal provided by the present invention, and is used to perform phase compensation and amplitude compensation on the digital signal after digital down-conversion filtering.
[0044] Specifically, Figure 3 and Figure 4 As shown, the phased array antenna terminal 2 used in this embodiment has 8×8 array units, and the signal processing board 24 is provided with 6 AD chips (AD0-AD5); the RF signal received by the phased array antenna terminal 2 is phase-matched and compensated, as shown in FIG. Figure 1 and Figure 5 As shown, the following steps are included:
[0045] Step S1, dividing the 8×8 array planes on the phased array antenna terminal into 6 sub-array areas, and dividing the 6 sub-array areas into 1 reference area M0 (including 16 array planes) and 5 areas to be compensated M1-M5 (M1-M4 include 8 array planes respectively, and M5 includes 16 array planes); wherein the 6 sub-array areas are connected to the 6 AD chips AD0-AD5 in a one-to-one correspondence;
[0046] Step S2, setting the reference area M0 and the first area to be compensated M1 of the five areas to be compensated in receiving mode, respectively receiving the first RF signal and the second RF signal about the time t; specifically, by controlling all the reference T / R components connected to the reference area M0 and all the first T / R components connected to the first area to be compensated M1 to remain in an open state, so as to make the reference area M0 and the first area to be compensated M1 in the receiving mode;
[0047] Step S3: The first RF signal and the second RF signal received by the reference area M0 and the first phase-matching sub-array area M1 are respectively subjected to DDS down-conversion FIR filtering through the reference AD chip AD0 and the first AD chip AD1 connected to the DDS signal generator, and the first RF signal and the second RF signal are respectively converted into the first digital signal of time t and the second digital signal
[0048] Step S4: the first digital signal of t time and the second digital signal Calculate the average phase difference of the sub-array; specifically include the following steps:
[0049] Step S41: The first digital signal corresponding to time i The second digital signal after the imaginary part corresponding to time i is inverted Perform complex multiplication to obtain the complex phase difference at time i (0<i≤t, i is an integer);
[0050] Step S42: The complex phase difference at time i Perform Arctan calculation to obtain the angular phase difference Δφ at time i;
[0051] Step S43, repeat steps S41 to S42 to obtain the angle phase difference for t time periods, accumulate the angle phase differences for t time periods and take the average value to obtain the average phase difference of the sub-array in the sub-array area to be matched.
[0052] Further, in this embodiment, if Figure 5 As shown, step S41 calculates the complex phase difference of t times through a complex multiplier; step S42 calculates Arctan through a Cordic IP core (coordinate conversion digital computer).
[0053] Step S5: Subarray average phase difference calculated in step S4 It can be seen that the first phase matching iteration condition S51 is satisfied, that is, the average phase difference If it is less than 0.05°, go directly to step SE;
[0054] Step SE: average phase difference of the sub-array in the first area to be compensated Store and upload to the host computer 1; repeat steps S2 to SE to complete the matching of the other 4 areas to be compensated divided in step S1.
[0055] When the 8×8 array elements on the phased array antenna terminal 2 complete the phase compensation, the amplitude compensation continues. Since the sub-array area has been divided during the phase compensation process, steps A2 to AE can be directly executed. Figure 2 and Figure 6 As shown, specifically:
[0056] Step A2: By controlling all T / R components corresponding to the six sub-array areas to remain in an open state, the six sub-array areas are converted into a receiving mode and receive radio frequency signals at the same time;
[0057] Step A3, performing DDS down-conversion FIR filtering on the six RF signals received by the six sub-array areas through corresponding AD chips connected to a DDS signal generator, and converting the six RF signals into corresponding six digital signals In+jQn, n=1, 2...6;
[0058] Step A4, calculating the sub-array power proportional factors of the six digital signals; specifically comprising:
[0059] Step A41, performing 2048-point FFT (fast Fourier transform) operations on the first digital signal I1+jQ1, the second digital signal I2+jQ2, ... the sixth digital signal I6+jQ6 corresponding to time i, respectively, to obtain the real part I1' and the imaginary part Q1' of the first digital signal, the real part I2' and the imaginary part Q2' of the second digital signal, ... the sixth digital signal I6' and Q6' output by the 2048-point FFT operation;
[0060] Step A42: Square the real part I1' and imaginary part Q1' of the first digital signal, the real part I2' and imaginary part Q2' of the second digital signal, ... the sixth digital signal I6' and Q6', respectively, output by the 2048-point FFT operation, and add the square of the real part and the square of the imaginary part corresponding to each digital signal to obtain the square sum Δ of each digital signal. 2 =(In) 2 +(Qn) 2 , n=1,2,···6;
[0061] Step A43: According to the formula Calculate the subarray power P of each subarray area n , and from all sub-array powers P n Filter out the maximum subarray power P max ; According to ΔP n =P n / P max Calculate the subarray power ratio factor ΔP for each subarray area n ;
[0062] In this embodiment, the first sub-array power ratio factor ΔP is obtained through calculation in steps A41 to A43. 1 =0.96, the second sub-array power ratio factor ΔP 2 =0.94, the third sub-array power ratio factor ΔP 3 =0.97, the fourth sub-array power ratio factor ΔP 4 =0.96, the fifth sub-array power ratio factor ΔP 5 =0.93, the sixth sub-array power ratio factor ΔP 6 =0.96.
[0063] Step A5: According to the amplitude allocation iteration condition, combined with the sub-array power ratio factor calculated in step S4, the second sub-array power ratio factor ΔP 2 and the fifth subarray power ratio factor ΔP 5 The first amplitude allocation iteration condition A51 (subarray power ratio factor ΔP n is greater than 0.95), continue to judge the second amplitude allocation iteration condition A52 (whether the number of amplitude allocation iterations is greater than the set value); after judgment, the number of amplitude allocation iterations is less than the set value; execute step A6; the first sub-array power ratio factor ΔP 1 , the third sub-array power ratio factor ΔP 3 , the fourth sub-array power ratio factor ΔP 4 , the sixth sub-array power ratio factor ΔP 6 If the first amplitude allocation iteration condition is met, directly enter step AE;
[0064] Step A6: Set the second sub-array power ratio factor ΔP2 and the fifth subarray power ratio factor ΔP 5 Compensate the corresponding second digital signal and fifth digital signal respectively, and repeat step A4 until the sub-array power proportional factor difference satisfies any one of the amplitude allocation iteration conditions, and then execute step AE;
[0065] Step AE: Set the first sub-array power ratio factor ΔP 1 , the second sub-array power ratio factor ΔP 2 , the third sub-array power ratio factor ΔP 3 , the fourth sub-array power ratio factor ΔP 4 , the fifth sub-array power ratio factor ΔP 5 , the sixth sub-array power ratio factor ΔP 6 Store and upload to host computer 1.
[0066] In summary, compared with the prior art, the multi-subarray circularly polarized phased array antenna terminal receiving phase matching method provided by the present invention has the advantages of accurate phase matching and amplitude matching accuracy, high phase matching and amplitude matching efficiency, and simple operation.
[0067] Although the content of the present invention has been described in detail through the above preferred embodiments, it should be appreciated that the above description should not be considered as a limitation of the present invention. After reading the above content, it will be apparent to those skilled in the art that various modifications and substitutions of the present invention will occur. Therefore, the protection scope of the present invention should be limited by the appended claims.
Claims
1. A receiving phase matching method for a multi-subarray circularly polarized phased array antenna terminal. It is characterized in that include: Step S1, dividing the array surface on the phased array antenna terminal into a plurality of sub-array areas, and dividing the plurality of sub-array areas into a reference area and a plurality of areas to be compensated; Step S2, setting the reference area and the first area to be compensated among the multiple areas to be compensated to a receiving mode, and receiving the first radio frequency signal and the second radio frequency signal respectively; Step S3, converting the first radio frequency signal and the second radio frequency signal received by the reference area and the first area to be compensated into the first digital signal and the second digital signal respectively; wherein, step S3 converts the received first radio frequency signal and the second radio frequency signal into the first digital signal and the second digital signal respectively by digital down-conversion filtering; the obtained first digital signal is The second digital signal is Wherein, the first digital signal and the second digital signal are respectively continuous digital signals about t times; Step S4, calculating the sub-array average phase difference between the first digital signal and the second digital signal; wherein the calculation of the sub-array average phase difference between the first digital signal and the second digital signal in step S4 comprises the following steps: Step S41: The first digital signal corresponding to time i The second digital signal after the imaginary part corresponding to time i is inverted Perform complex multiplication to obtain the complex phase difference at time i (0<i≤t, i is an integer); Step S42: The complex phase difference at time i Perform Arctan calculation to obtain the angular phase difference Δφ at time i; Step S43, repeat steps S41 to S42 to obtain the angle phase difference for t time periods, accumulate the angle phase differences for t time periods and take the average value to obtain the average phase difference of the sub-array in the sub-array area to be matched. Step S5, judging whether the average phase difference of the subarray calculated in step S4 satisfies the phase matching iteration condition; wherein the phase matching iteration condition in step S5 includes: the first phase matching iteration condition S51, the average phase difference of the subarray Is it less than 0.05°? The second phase matching iteration condition S52, whether the number of phase matching iterations is greater than the set value; Step S6: if the phase matching iteration condition is not met, the average phase difference of the sub-array is compensated to the second digital signal, and step S4 is repeated to make the average phase difference of the sub-array meet the phase matching iteration condition; Step SE: if the phase matching iteration condition is met, the average phase difference of the subarray is stored and uploaded; Repeat steps S2 to S6 to complete the matching of all the areas to be compensated divided in step S1; If the average phase difference of the subarray If the average phase difference of the subarray is less than 0.05°, then directly execute step SE; If it is greater than 0.05°, the second phase matching iteration condition S52 is determined; If the number of iterations of the phase matching is greater than the set value, step SE is executed; if the number of iterations of the phase matching is less than the set value, the average phase difference of the subarray obtained in step S43 is The second digital signal is compensated to form a compensated second digital signal, and steps S41 to S43 are repeated to make the average phase difference of the subarray Satisfy the matching iteration conditions.
2. A receiving amplitude matching method for a multi-subarray circularly polarized phased array antenna terminal, It is characterized in that include: Step A1, dividing the array surface on the phased array antenna terminal into N sub-array areas; Step A2: setting all N sub-array areas to receiving mode to receive radio frequency signals simultaneously; Step A3, converting the N radio frequency signals received by the N sub-array regions into corresponding digital signals respectively; wherein, step A3 converts the N received radio frequency signals into corresponding digital signals respectively through digital down-conversion filtering; each digital signal obtained can be expressed as In+jQn, wherein In and Qn are the real part and the imaginary part of the digital signal respectively; wherein n is an integer and 0≤n≤N, and N is the number of sub-array regions; Step A4, calculating the sub-array power proportional factors for the N digital signals respectively; The calculation of the sub-array power proportional factors of the N sub-array areas in step A4 includes the following steps: Step A41, performing 2048-point FFT operations on the first digital signal I0+jQ0, the second digital signal I1+jQ1, ... the nth digital signal In+jQn corresponding to time i, respectively, to obtain the real part I0' and the imaginary part Q0' of the first digital signal, the real part I1' and the imaginary part Q1' of the second digital signal, ... the nth digital signal In' and Qn' output by the 2048-point FFT operation; Step A42: Square the real part I0' and imaginary part Q0' of the first digital signal, the real part I1' and imaginary part Q1' of the second digital signal, ... the nth digital signal In' and Qn', respectively, output by the 2048-point FFT operation, and add the square of the real part and the square of the imaginary part corresponding to each digital signal to obtain the square sum Δ of each digital signal. 2 =(In) 2 +(Qn) 2 , n=0,1,2,···N; Step A43: According to the formula Calculate the subarray power P of each subarray area n , and from all sub-array powers P n Filter out the maximum subarray power P max ; According to ΔP n =P n / P max Calculate the subarray power ratio factor ΔP for each subarray area n ; Step A5, determining whether the N sub-array power proportional factors calculated in step A4 meet the amplitude allocation iteration condition; The amplitude allocation iteration conditions in step A5 include: the first amplitude allocation iteration condition A51, the subarray power ratio factor ΔP n Is it greater than 0.95? Is the second amplitude allocation iteration condition A52, the number of amplitude allocation iterations greater than the set value? Step A6: if there is a sub-array power proportional factor that does not meet the amplitude matching iteration condition, the sub-array power proportional factor that does not meet the amplitude matching iteration condition is compensated to the corresponding digital signal, and step A4 is repeated to make the sub-array power proportional factor difference meet the amplitude matching iteration condition; Step AE: If the allocation iteration condition is met, the sub-array power ratio factor is stored and uploaded; wherein, if the sub-array power ratio factor ΔP n is greater than 0.95, then directly execute step AE; if the subarray power ratio factor ΔP n If it is less than 0.95, the second amplitude allocation iteration condition A52 is determined; If the number of amplitude allocation iterations is greater than the set value, step AE is executed; if the number of amplitude allocation iterations is less than the set value, the sub-array power ratio factor ΔP of the sub-array area obtained in step A43 is n The power ratio factor of the subarray that does not meet the amplitude allocation iteration condition ΔP n After the corresponding digital signal is formed, the digital signal is compensated, and steps A41 to A43 are repeated to make the sub-array power ratio factor ΔP of all sub-array areas n Satisfy the iteration conditions.
Citation Information
Patent Citations
Automatic phase matching system and method for receiving channel of digital phased array antenna based on FPGA (Field Programmable Gate Array)
CN114205009A