57414results about "Complex mathematical operations" patented technology

A method, system, and computer program product related to the maintenance of optimal control of diabetes, and is directed to predicting patterns of hypoglycemia, hyperglycemia, increased glucose variability, and insufficient or excessive testing for the upcoming period of time, based on blood glucose readings collected by a self-monitoring blood glucose device. The method, system, and computer program product pertain directly to the enhancement of existing home blood glucose monitoring devices, by introducing an intelligent data interpretation component capable of predicting and alerting the user to periods of increased risk for hyperglycemia, hypoglycemia, increased glucose variability, and ineffective testing, and to the enhancement of emerging self-monitoring blood glucose devices by the same features. With these predictions the diabetic can take steps to prevent the adverse consequences associated with hyperglycemia, hypoglycemia, and increased glucose variability.

A method and apparatus for the correction of integrated circuit layouts for optical proximity effects which maintains the original true hierarchy of the original layout is provided. Also provided is a method and apparatus for the design rule checking of layouts which have been corrected for optical proximity effects. The OPC correction method comprises providing a hierarchically described integrated circuit layout as a first input, and a particular set of OPC correction criteria as a second input. The integrated circuit layout is then analyzed to identify features of the layout which meet the provided OPC correction criteria. After the areas on the mask which need correction have been identified, optical proximity correction data is generated in response to the particular set of correction criteria. Finally, a first program data is generated which stores the generated optical proximity correction data in a hierarchical structure that corresponds to the hierarchical structure of the integrated circuit layout. As the output correction data is maintained in true hierarchical format, layouts which are OPC corrected according to this method are able to be processed through conventional design rule checkers with no altering of the data.

Techniques are disclosed for converting data into a format tailored for efficient multidimensional fast Fourier transforms (FFTS) on single instruction, multiple data (SIMD) multi-core processor architectures. The technique includes converting data from a multidimensional array stored in a conventional row-major order into SIMD format. Converted data in SIMD format consists of a sequence of blocks, where each block interleaves s rows such that SIMD vector processors may operate on s rows simultaneously. As a result, the converted data in SIMD format enables smaller-sized 1D FFTs to be optimized in SIMD multi-core processor architectures.

A method for finding an extrema for an n-dimensional array having a plurality of processing elements, the method includes determining within each processing element a first dimensional extrema for a first dimension, wherein the first dimensional extrema is related to the local extrema of the processing elements in the first dimension and wherein the first dimensional extrema has a most significant byte and a least significant byte, determining within each processing element a next dimensional extrema for a next dimension of the n-dimensional array, wherein the next dimensional extrema is related to the first dimensional extrema and wherein the next dimensional extrema has a most significant byte and a least significant byte; and repeating the determining within each processing element a next dimensional extrema for each of the n-dimensions, wherein each of the next dimensional extrema is related to a dimensional extrema from a previously selected dimension.

Method and system for preventing accidents between first and second vehicles includes a positioning system arranged in each vehicle for determining the absolute position thereof, a memory unit arranged in the first vehicle for storing data about travel lanes, a communication system for transmitting the position of the second vehicle to the first vehicle, a receiver system arranged in the first vehicle for receiving position information from the second vehicle, a processor coupled to the positioning system, the receiver system and the memory unit in the first vehicle for predicting a collision between the vehicles based on the position of the vehicles and travel lane data, and a reactive component arranged in the first vehicle and coupled to the processor. The reactive component is arranged to initiate an action or change its operation when a collision is predicted by the processor, e.g., sound or indicate an alarm.

In a computerized system including a camera mounted in a moving vehicle. The camera acquires consecutively in real time image frames including images of an object within the field of view of the camera. Range to the object from the moving vehicle is determined in real time. A dimension, e.g. a width, is measured in the respective images of two or more image frames, thereby producing measurements of the dimension. The measurements are processed to produce a smoothed measurement of the dimension. The dimension is measured subsequently in one or more subsequent frames. The range from the vehicle to the object is calculated in real time based on the smoothed measurement and the subsequent measurements. The processing preferably includes calculating recursively the smoothed dimension using a Kalman filter.

A navigation and control system including one or more position sensors configured to generate position signals indicative of the location and heading of a vehicle. The system includes one or more operation control mechanisms having inputs and producing outputs which control an operation of the vehicle and includes a self-contained autonomous controller disposed remote from the operation control mechanisms. The autonomous controller includes a processor configured to receive the position signals from the position sensors and to generate operation control signals defining an updated travel path for the vehicle, and a programmable interface providing communication among the position sensors, the operation control mechanisms, and the processor. The programmable interface is configured to normalize inputs to the processor from the position sensors and to generate compatible operation control signals applied as the inputs to the operation control mechanisms, whereby the self-contained autonomous controller is configurable for operation with a variety of different sensors and different operation control mechanisms.

A vehicle information recording system 100 includes a picture acquiring unit 101a placed in a vehicle that takes a picture of surroundings and generates picture data showing the picture, a vehicle data receiving unit 107 placed in the vehicle that receives other vehicle data concerning another vehicle shown in the picture acquired by the picture acquiring unit 101a, an acquired information sending unit 103 placed in the vehicle that sends data including the picture data and the other vehicle data outside of the vehicle, a receiving unit 104 placed outside of the vehicle that receives the data sent by the acquired information sending unit 103, an encoding unit 105 placed outside of the vehicle that encodes the other vehicle data among the data received by the receiving unit 104 and adds the encoded data to the picture data as related data, and a recording unit 106 placed outside of the vehicle that records the picture data to which the other vehicle data is added by the encoding unit 105.

A novel massively parallel supercomputer of hundreds of teraOPS-scale includes node architectures based upon System-On-a-Chip technology, i.e., each processing node comprises a single Application Specific Integrated Circuit (ASIC). Within each ASIC node is a plurality of processing elements each of which consists of a central processing unit (CPU) and plurality of floating point processors to enable optimal balance of computational performance, packaging density, low cost, and power and cooling requirements. The plurality of processors within a single node may be used individually or simultaneously to work on any combination of computation or communication as required by the particular algorithm being solved or executed at any point in time. The system-on-a-chip ASIC nodes are interconnected by multiple independent networks that optimally maximizes packet communications throughput and minimizes latency. In the preferred embodiment, the multiple networks include three high-speed networks for parallel algorithm message passing including a Torus, Global Tree, and a Global Asynchronous network that provides global barrier and notification functions. These multiple independent networks may be collaboratively or independently utilized according to the needs or phases of an algorithm for optimizing algorithm processing performance. For particular classes of parallel algorithms, or parts of parallel calculations, this architecture exhibits exceptional computational performance, and may be enabled to perform calculations for new classes of parallel algorithms. Additional networks are provided for external connectivity and used for Input / Output, System Management and Configuration, and Debug and Monitoring functions. Special node packaging techniques implementing midplane and other hardware devices facilitates partitioning of the supercomputer in multiple networks for optimizing supercomputing resources.