Method, device, computer equipment and storage medium for reducing memory usage of SSD system data reading and writing
By using mapping table cache resources to manage memory in the SSD system, the problem of memory competition in the DRAM-less SSD system is solved, and the read and write performance of the system is improved.
Patent Information
- Application Number
- CN202210598900.5
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Filing Date
- 2022-05-30
- Publication Date
- 2025-09-02
- Estimated Expiration
- 2042-05-30
AI Technical Summary
DRAM-less SSD system memory space is limited, and user data reading and writing compete with system data reading and writing, affecting performance.
By applying for free mapping table cache resources as memory space during the process of reading and writing system data, and releasing the cache resources according to the situation after reading and writing is completed, avoiding excessive memory use of system data reading and writing.
It improves the read and write performance of the SSD system, reduces memory copy operations, and optimizes memory usage efficiency.
Smart Images

Figure CN115525214B_ABST
Abstract
Description
Technical Field
[0001] The present invention relates to the technical field of SSD system data reading and writing, and in particular to a method, device, computer equipment, and storage medium for reducing memory usage of SSD system data reading and writing. Background Art
[0002] DRAM-less SSDs have limited overall memory space. Operations such as user data read and write, as well as system data read and write, occupy memory space. Consequently, during operation, user data read and write and system data read and write compete for memory space, affecting the overall performance of the SSD. Summary of the Invention
[0003] The purpose of the present invention is to overcome the deficiencies of the prior art and provide a method, apparatus, computer equipment and storage medium for reducing the memory occupied by data reading and writing in an SSD system.
[0004] In order to solve the above technical problems, the present invention adopts the following technical solutions:
[0005] In a first aspect, this embodiment provides a method for reducing memory usage of SSD system data read and write, including the following steps:
[0006] Get the request triggered by system data;
[0007] Determine whether the request triggered by system data is to read system data;
[0008] If the request triggered by the system data is to read the system data, then determining the relevant information for reading the system data;
[0009] According to the relevant information of the read system data, apply for the number of reusable mapping table caches and bind the address of the mapping table cache to the structure of the read system data;
[0010] Read system data from NAND and copy it directly to the mapping table cache;
[0011] Determine whether the read system data is mapping table data;
[0012] If the system data read is mapping table data, the mapping table loading is completed;
[0013] If the request triggered by the system data is not to read the system data, then the request triggered by the system data is to write the system data, and the relevant information of writing the system data is determined;
[0014] According to the relevant information of the written system data, apply for the number of reusable mapping table caches, bind the address of the mapping table cache to the structure of the written system data, and then organize and combine the system data and store it in the mapping table cache;
[0015] Write system data to NAND;
[0016] Determine whether the written system data is mapping table data;
[0017] If the written system data is mapping table data, the mapping table writing is completed.
[0018] A further technical solution is: if the request triggered by the system data is to read the system data, then in the step of determining the relevant information for reading the system data, the relevant information includes the size and type of the system data.
[0019] A further technical solution is: after the step of determining whether the read system data is mapping table data, the method further includes: if the read system data is not mapping table data, releasing the applied mapping table cache after the hard disk firmware finishes using the read system data.
[0020] A further technical solution thereof is: after the step of determining whether the written system data is mapping table data, the method further comprises: if the written system data is not mapping table data, releasing the applied mapping table cache.
[0021] In a second aspect, this embodiment provides a device for reducing memory usage of data read and write in an SSD system, comprising: an acquisition unit, a first judgment unit, a first determination unit, an application binding unit, a read and copy unit, a second judgment unit, a loading unit, a second determination unit, an application binding storage unit, a writing unit, a third judgment unit, and a write completion unit;
[0022] The acquisition unit is used to obtain a request triggered by system data;
[0023] The first determining unit is configured to determine whether the request triggered by the system data is to read the system data;
[0024] The first determining unit is configured to determine relevant information for reading the system data if the request triggered by the system data is for reading the system data;
[0025] The application binding unit is used to apply for the number of reusable mapping table caches according to the relevant information of the read system data, and bind the address of the mapping table cache to the structure of the read system data;
[0026] The read copy unit is used to read system data from NAND and directly copy it to the mapping table cache;
[0027] The second judging unit is configured to judge whether the read system data is mapping table data;
[0028] The loading unit is configured to complete the loading of the mapping table if the read system data is mapping table data;
[0029] The second determining unit is configured to, if the request triggered by the system data is not to read the system data, determine the relevant information for writing the system data if the request triggered by the system data is to write the system data;
[0030] The application binding storage unit is used to apply for the number of reusable mapping table caches based on the relevant information of the written system data, bind the address of the mapping table cache to the structure of the written system data, and then organize and combine the system data and store them in the mapping table cache;
[0031] The writing unit is used to write system data into the NAND;
[0032] The third judgment unit is used to judge whether the written system data is mapping table data;
[0033] The write completion unit is configured to complete the writing of the mapping table if the system data being written is mapping table data.
[0034] A further technical solution is: in the first determining unit, the relevant information includes the size and type of the system data.
[0035] A further technical solution thereof is: further comprising: a first releasing unit, configured to release the requested mapping table cache after the hard disk firmware has finished using the read system data if the read system data is not mapping table data.
[0036] A further technical solution thereof is: further comprising: a second releasing unit, configured to release the requested mapping table cache if the written system data is not mapping table data.
[0037] In a third aspect, this embodiment provides a computer device, which includes a memory and a processor. The memory stores a computer program, and when the processor executes the computer program, it implements the method of reducing the memory occupied by SSD system data reading and writing as described above.
[0038] In a fourth aspect, this embodiment provides a storage medium storing a computer program, wherein the computer program includes program instructions, and when the program instructions are executed by a processor, the method for reducing the memory occupied by data reading and writing in the SSD system as described above can be implemented.
[0039] The beneficial effect of the present invention compared with the existing technology is: by applying for idle mapping table cache resources as memory space for reading and writing data during the process of processing system data reading and writing, and releasing the mapping table cache resources according to the situation after the reading and writing are completed, the system data reading and writing is avoided from occupying too many memory resources, thereby improving the system reading and writing performance.
[0040] The present invention will be further described below with reference to the accompanying drawings and specific embodiments. BRIEF DESCRIPTION OF THE DRAWINGS
[0041] In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the following briefly introduces the drawings required for use in the embodiments or the description of the prior art. Obviously, the drawings described below are only some embodiments of the present invention. For ordinary technicians in this field, other drawings can be obtained based on these drawings without paying any creative work.
[0042] Figure 1 A flowchart of a method for reducing memory usage of SSD system data reading and writing provided by an embodiment of the present invention;
[0043] Figure 2 A schematic block diagram of an apparatus for reducing memory usage of SSD system data read and write provided by an embodiment of the present invention;
[0044] Figure 3 A schematic block diagram of a computer device provided in an embodiment of the present invention. DETAILED DESCRIPTION
[0045] The following will clearly and completely describe the technical solutions in the embodiments of the present invention in conjunction with the accompanying drawings. Obviously, the described embodiments are only part of the embodiments of the present invention, not all of them. All other embodiments obtained by ordinary technicians in this field based on the embodiments of the present invention without making any creative efforts shall fall within the scope of protection of the present invention.
[0046] It will be understood that when used in this specification and the appended claims, the terms “comprises” and “comprising” indicate the presence of described features, integers, steps, operations, elements and / or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components and / or groups thereof.
[0047] It should also be understood that the terminology used in this specification is for the purpose of describing particular embodiments only and is not intended to limit the present invention. As used in the specification and appended claims, the singular forms "a," "an," and "the" are intended to include the plural forms unless the context clearly indicates otherwise.
[0048] It should be further understood that the term "and / or" used in the present description and the appended claims refers to and includes any and all possible combinations of one or more of the associated listed items.
[0049] See also Figure 1In the specific embodiment shown, the present invention discloses a method for reducing the memory occupied by data reading and writing in an SSD system, comprising the following steps:
[0050] S1, request triggered by obtaining system data;
[0051] S2, determining whether the request triggered by the system data is to read the system data;
[0052] S3, if the request triggered by the system data is to read the system data, then determine the relevant information for reading the system data;
[0053] In step S3, the relevant information includes the size and type of the system data.
[0054] S4, applying for the number of reusable mapping table caches based on the relevant information of the read system data, and binding the address of the mapping table cache to the structure of the read system data;
[0055] Specifically, because the size of the mapping table cache may be smaller than the size of the NAND FLASH PAGE or the size of the LPA, multiple mapping table caches need to be combined to store the read system data. By binding the address of the mapping table cache with the structure of the read system data, the purpose of combining multiple separate mapping table caches to fully correspond to the system data that needs to be read is achieved, which facilitates the firmware to access and use the read system data.
[0056] Among them, applying for a reusable (free) mapping table cache and saving the applied mapping table cache address into the firmware reading system data structure to achieve binding. This process also realizes combining the separated mapping table caches.
[0057] S5, reads system data from NAND and copies it directly to the mapping table cache;
[0058] S6, determining whether the read system data is mapping table data;
[0059] S7, if the read system data is mapping table data, the mapping table loading is completed;
[0060] Specifically, after the mapping table is loaded, there is no need to release the requested mapping table cache, which can effectively reduce memory copying and improve system read and write performance.
[0061] After step S6, the method further includes: S8, if the read system data is not mapping table data, releasing the requested mapping table cache after the hard disk firmware finishes using the read system data.
[0062] Specifically, it is not mapping table data, that is, other system data, such as FE LOG information, SYS LOF information, etc. After this information is read and fed back to the host, it does not need to reside in the memory for a long time, so the requested mapping table cache can be released after feeding back to the host.
[0063] S9, if the request triggered by the system data is not to read the system data, then the request triggered by the system data is to write the system data, and the relevant information of writing the system data is determined;
[0064] In step S9, the relevant information includes the size and type of the system data.
[0065] S10, applying for the number of reusable mapping table caches based on the relevant information of the written system data, binding the address of the mapping table cache to the structure of the written system data, and then arranging and combining the system data and storing it in the mapping table cache;
[0066] Specifically, because the size of the mapping table cache may be smaller than the size of the NAND FLASH PAGE or the size of the LPA, multiple mapping table caches need to be combined to store the system data that needs to be written. By binding the address of the mapping table cache with the structure of the written system data, the purpose of combining multiple separate mapping table caches to fully correspond to the system data that needs to be written is achieved, which makes it easier for the hard disk firmware to organize and combine the system data that needs to be written and store it in the mapping table cache.
[0067] The requested mapping table cache address is saved in the firmware's read system data structure, thus achieving binding. This process also combines the separated mapping table caches. This process refers to the fact that system data information is stored in various data structures in memory, and the scattered data needs to be stored in the mapping table cache in a formatted manner.
[0068] S11, write system data into NAND;
[0069] S12, determining whether the written system data is mapping table data;
[0070] S13: If the written system data is mapping table data, the mapping table writing is completed.
[0071] Specifically, after the mapping table is written, there is no need to release the requested mapping table cache, which can effectively reduce memory copying and improve system read and write performance.
[0072] After step S12, the method further includes: S14, if the written system data is not mapping table data, releasing the requested mapping table cache.
[0073] Specifically, it is not mapping table data, that is, other system data, such as FE LOG information, SYS LOF information, etc. After this information is read and fed back to the host, it does not need to reside in the memory for a long time, so the requested mapping table cache can be released after feeding back to the host.
[0074] In the present invention, the reading and writing of system data are both managed in memory combination according to the size of the mapping table cache. According to the read and write requests of the system data, multiple idle mapping table caches are used as storage space for the system data. If it is a write command, the occupied mapping table cache is released after the data is written to the NAND. If it is a read command and the data read from the NAND is a mapping table entry, the mapping table cache is directly used as the effective cache of the mapping table, thereby avoiding multiple memory copies.
[0075] See also Figure 2 As shown, the present invention also discloses a device for reducing memory usage of data reading and writing in an SSD system, comprising: an acquisition unit 10, a first judgment unit 20, a first determination unit 30, an application binding unit 40, a read copy unit 50, a second judgment unit 60, a loading unit 70, a second determination unit 90, an application binding storage unit 100, a writing unit 110, a third judgment unit 120, and a write completion unit 130;
[0076] The acquisition unit 10 is used to obtain a request triggered by system data;
[0077] The first determining unit 20 is configured to determine whether the request triggered by the system data is to read the system data;
[0078] The first determining unit 30 is configured to determine relevant information for reading the system data if the request triggered by the system data is to read the system data;
[0079] The application binding unit 40 is used to apply for the number of reusable mapping table caches based on the relevant information of the read system data, and bind the address of the mapping table cache to the structure of the read system data;
[0080] The read copy unit 50 is used to read system data from the NAND and directly copy it to the mapping table cache;
[0081] The second judging unit 60 is configured to judge whether the read system data is mapping table data;
[0082] The loading unit 70 is configured to complete the loading of the mapping table if the read system data is mapping table data;
[0083] The second determining unit 90 is configured to, if the request triggered by the system data is not to read the system data, determine the relevant information for writing the system data;
[0084] The application binding storage unit 100 is used to apply for the number of reusable mapping table caches based on the relevant information of the written system data, bind the address of the mapping table cache to the structure of the written system data, and then organize and combine the system data and store them in the mapping table cache;
[0085] The writing unit 110 is used to write system data into NAND;
[0086] The third judgment unit 120 is used to judge whether the written system data is mapping table data;
[0087] The write completion unit 130 is configured to complete writing the mapping table if the written system data is mapping table data.
[0088] In the first determining unit 30, the relevant information includes the size and type of the system data.
[0089] The device further includes: a first releasing unit 80, configured to release the requested mapping table cache after the hard disk firmware has finished using the read system data if the read system data is not mapping table data.
[0090] The device further includes: a second releasing unit 140, configured to release the requested mapping table cache if the written system data is not mapping table data.
[0091] It should be noted that technicians in the relevant field can clearly understand that the specific implementation process of the above-mentioned device and each unit for reducing the memory occupied by data reading and writing in the SSD system can refer to the corresponding description in the aforementioned method embodiment. For the convenience and brevity of the description, it will not be repeated here.
[0092] The above-mentioned device for reducing the memory occupied by data reading and writing in the SSD system can be implemented in the form of a computer program. The computer program can be used in the following ways: Figure 3 Runs on the computer equipment shown.
[0093] See also Figure 3 , Figure 3 This is a schematic block diagram of a computer device provided in an embodiment of the present application. The computer device 500 can be a terminal or a server. The terminal can be a smart phone, tablet computer, laptop computer, desktop computer, personal digital assistant, wearable device, or other electronic device with communication capabilities. The server can be a standalone server or a server cluster consisting of multiple servers.
[0094] See Figure 3The computer device 500 includes a processor 502 , a memory, and a network interface 505 connected via a system bus 501 , wherein the memory may include a non-volatile storage medium 503 and an internal memory 504 .
[0095] The non-volatile storage medium 503 can store an operating system 5031 and a computer program 5032. The computer program 5032 includes program instructions, which, when executed, can cause the processor 502 to execute a method for reducing memory usage for reading and writing data in an SSD system.
[0096] The processor 502 is used to provide computing and control capabilities to support the operation of the entire computer device 500.
[0097] The internal memory 504 provides an environment for the operation of the computer program 5032 in the non-volatile storage medium 503. When the computer program 5032 is executed by the processor 502, the processor 502 can execute a method for reducing the memory occupied by data reading and writing in the SSD system.
[0098] The network interface 505 is used to communicate with other devices through the network. Figure 3 The structure shown in the figure is merely a block diagram of a portion of the structure related to the solution of the present application, and does not constitute a limitation on the computer device 500 to which the solution of the present application is applied. The specific computer device 500 may include more or fewer components than shown in the figure, or combine certain components, or have a different component arrangement.
[0099] The processor 502 is configured to execute a computer program 5032 stored in the memory to implement the following steps:
[0100] Step S1, obtaining a request triggered by system data;
[0101] Step S2, determining whether the request triggered by the system data is to read the system data;
[0102] Step S3: if the request triggered by the system data is to read the system data, then determine the relevant information for reading the system data;
[0103] Step S4, applying for the number of reusable mapping table caches based on the relevant information of the read system data, and binding the address of the mapping table cache to the structure of the read system data;
[0104] Step S5, read the system data from the NAND and copy it directly to the mapping table cache;
[0105] Step S6, determining whether the read system data is mapping table data;
[0106] Step S7: If the read system data is mapping table data, the mapping table loading is completed;
[0107] Step S8: If the read system data is not mapping table data, the hard disk firmware releases the requested mapping table cache after using the read system data.
[0108] Step S9: If the request triggered by the system data is not to read the system data, then the request triggered by the system data is to write the system data, and the relevant information of writing the system data is determined;
[0109] Step S10, applying for the number of reusable mapping table caches based on the relevant information of the written system data, binding the address of the mapping table cache to the structure of the written system data, and then arranging and combining the system data and storing them in the mapping table cache;
[0110] Step S11, writing system data into NAND;
[0111] Step S12, determining whether the written system data is mapping table data;
[0112] Step S13: If the written system data is mapping table data, the mapping table writing is completed;
[0113] Step S14: If the written system data is not mapping table data, the requested mapping table cache is released.
[0114] It should be understood that in the embodiment of the present application, the processor 502 may be a central processing unit (CPU), and the processor 502 may also be other general-purpose processors, digital signal processors (DSP), application-specific integrated circuits (ASIC), field-programmable gate arrays (FPGA), or other programmable logic devices, discrete gate or transistor logic devices, discrete hardware components, etc. The general-purpose processor may be a microprocessor or any conventional processor, etc.
[0115] Those skilled in the art will appreciate that all or part of the steps in the method of the above-described embodiment can be implemented by instructing the relevant hardware through a computer program. The computer program includes program instructions, which can be stored in a storage medium that is computer-readable. The program instructions are executed by at least one processor in the computer system to implement the steps in the method of the above-described embodiment.
[0116] Therefore, the present invention also provides a storage medium. The storage medium can be a computer-readable storage medium. The storage medium stores a computer program, wherein the computer program includes program instructions. When the program instructions are executed by a processor, the method for reducing the memory occupied by data reading and writing in the SSD system is implemented. The storage medium stores a computer program, wherein the computer program includes program instructions. When the program instructions are executed by a processor, the method is implemented. The program instructions include the following steps:
[0117] Step S1, obtaining a request triggered by system data;
[0118] Step S2, determining whether the request triggered by the system data is to read the system data;
[0119] Step S3: if the request triggered by the system data is to read the system data, then determine the relevant information for reading the system data;
[0120] Step S4, applying for the number of reusable mapping table caches based on the relevant information of the read system data, and binding the address of the mapping table cache to the structure of the read system data;
[0121] Step S5, read the system data from the NAND and copy it directly to the mapping table cache;
[0122] Step S6, determining whether the read system data is mapping table data;
[0123] Step S7: If the read system data is mapping table data, the mapping table loading is completed;
[0124] Step S8: If the read system data is not mapping table data, the hard disk firmware releases the requested mapping table cache after using the read system data.
[0125] Step S9: If the request triggered by the system data is not to read the system data, then the request triggered by the system data is to write the system data, and the relevant information of writing the system data is determined;
[0126] Step S10, applying for the number of reusable mapping table caches based on the relevant information of the written system data, binding the address of the mapping table cache to the structure of the written system data, and then arranging and combining the system data and storing them in the mapping table cache;
[0127] Step S11, writing system data into NAND;
[0128] Step S12, determining whether the written system data is mapping table data;
[0129] Step S13: If the written system data is mapping table data, the mapping table writing is completed;
[0130] Step S14: If the written system data is not mapping table data, the requested mapping table cache is released.
[0131] The storage medium may be any computer-readable storage medium that can store program codes, such as a USB flash drive, a mobile hard disk, a read-only memory (ROM), a magnetic disk, or an optical disk.
[0132] Those skilled in the art will appreciate that the units and algorithm steps of each example described in conjunction with the embodiments disclosed herein can be implemented in electronic hardware, computer software, or a combination of the two. In order to clearly illustrate the interchangeability of hardware and software, the above description has generally described the composition and steps of each example according to function. Whether these functions are performed in hardware or software depends on the specific application and design constraints of the technical solution. Professional and technical personnel can use different methods to implement the described functions for each specific application, but such implementation should not be considered to be beyond the scope of the present invention.
[0133] In the several embodiments provided herein, it should be understood that the disclosed devices and methods can be implemented in other ways. For example, the device embodiments described above are merely illustrative. For example, the division of the various units is merely a logical functional division, and actual implementation may employ other division methods. For example, multiple units or components may be combined or integrated into another system, or some features may be omitted or not implemented.
[0134] The steps in the methods of the embodiments of the present invention may be adjusted in order, combined, or deleted as needed. The units in the devices of the embodiments of the present invention may be combined, divided, or deleted as needed. Furthermore, the functional units in the various embodiments of the present invention may be integrated into a single processing unit, each unit may exist physically separately, or two or more units may be integrated into a single unit.
[0135] If this integrated unit is implemented as a software functional unit and sold or used as an independent product, it can be stored in a storage medium. Based on this understanding, the technical solution of the present invention, or the part that contributes to the existing technology, or all or part of the technical solution, can be embodied in the form of a software product. This computer software product is stored in a storage medium and includes a number of instructions for causing a computer device (which can be a personal computer, terminal, or network device, etc.) to execute all or part of the steps of the method described in various embodiments of the present invention.
[0136] The above embodiments are preferred implementation schemes of the present invention. In addition, the present invention can also be implemented in other ways. Any obvious replacement without departing from the concept of the present technical solution is within the scope of protection of the present invention.
Claims
1. A method for reducing memory usage of SSD system data reading and writing, characterized in that: The following steps are involved: Get the request triggered by system data; Determine whether the request triggered by system data is to read system data; If the request triggered by the system data is to read the system data, then determining the relevant information for reading the system data; According to the relevant information of the read system data, apply for the number of reusable mapping table caches and bind the address of the mapping table cache to the structure of the read system data; Read system data from NAND and copy it directly to the mapping table cache; Determine whether the read system data is mapping table data; If the system data read is mapping table data, the mapping table loading is completed; If the request triggered by the system data is not to read the system data, then the request triggered by the system data is to write the system data, and the relevant information of writing the system data is determined; According to the relevant information of the written system data, apply for the number of reusable mapping table caches, bind the address of the mapping table cache to the structure of the written system data, and then organize and combine the system data and store it in the mapping table cache; Write system data to NAND; Determine whether the written system data is mapping table data; If the written system data is mapping table data, the mapping table writing is completed.
2. The method for reducing memory usage of SSD system data reading and writing according to claim 1, characterized in that: If the request triggered by the system data is to read the system data, in the step of determining the relevant information for reading the system data, the relevant information includes the size and type of the system data.
3. The method for reducing memory usage of SSD system data reading and writing according to claim 1, characterized in that: After the step of determining whether the read system data is mapping table data, the method further includes: if the read system data is not mapping table data, releasing the requested mapping table cache after the hard disk firmware finishes using the read system data.
4. The method for reducing memory usage of SSD system data reading and writing according to claim 1, characterized in that: After the step of determining whether the written system data is mapping table data, the method further includes: if the written system data is not mapping table data, releasing the applied mapping table cache.
5. A device for reducing memory usage of SSD system data reading and writing, characterized in that: include: An acquisition unit, a first judgment unit, a first determination unit, an application binding unit, a read copy unit, a second judgment unit, a loading unit, a second determination unit, an application binding storage unit, a writing unit, a third judgment unit, and a writing completion unit; The acquisition unit is used to obtain a request triggered by system data; The first determining unit is configured to determine whether the request triggered by the system data is to read the system data; The first determining unit is configured to determine relevant information for reading the system data if the request triggered by the system data is for reading the system data; The application binding unit is used to apply for the number of reusable mapping table caches according to the relevant information of the read system data, and bind the address of the mapping table cache to the structure of the read system data; The read copy unit is used to read system data from NAND and directly copy it to the mapping table cache; The second judging unit is configured to judge whether the read system data is mapping table data; The loading unit is configured to complete the loading of the mapping table if the read system data is mapping table data; The second determining unit is configured to, if the request triggered by the system data is not to read the system data, determine the relevant information for writing the system data if the request triggered by the system data is to write the system data; The application binding storage unit is used to apply for the number of reusable mapping table caches based on the relevant information of the written system data, bind the address of the mapping table cache to the structure of the written system data, and then organize and combine the system data and store them in the mapping table cache; The writing unit is used to write system data into the NAND; The third judgment unit is used to judge whether the written system data is mapping table data; The write completion unit is configured to complete the writing of the mapping table if the system data being written is mapping table data.
6. The device for reducing memory usage of SSD system data reading and writing according to claim 5, characterized in that: In the first determining unit, the relevant information includes the size and type of the system data.
7. The device for reducing memory usage of SSD system data reading and writing according to claim 5, characterized in that: Also includes: The first releasing unit is configured to release the requested mapping table cache after the hard disk firmware has finished using the read system data if the read system data is not mapping table data.
8. The device for reducing memory usage of SSD system data reading and writing according to claim 5, characterized in that: Also includes: The second releasing unit is configured to release the requested mapping table cache if the written system data is not mapping table data.
9. A computer device, characterized in that: The computer device includes a memory and a processor, the memory stores a computer program, and the processor implements the method for reducing memory occupied by data reading and writing in an SSD system according to any one of claims 1 to 4 when executing the computer program.
10. A storage medium, characterized in that: The storage medium stores a computer program, which includes program instructions. When executed by a processor, the program instructions can implement the method for reducing memory occupied by data reading and writing in an SSD system according to any one of claims 1 to 4.
Citation Information
Patent Citations
SSD performance improvement method and device for mapping table dynamic loading, computer equipment and storage medium
CN111124314A
Cache dynamic allocation method and device, and DRAM-Less solid state disk
CN111639037A